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SUMMARY
Metallization-related failure mechanisms have been shown to
be a major cause of integrated circuit failures under accelerated
stress conditions, as well as in actual use under field operation.
The integrated circuit industry is aware of the problem and is at-
tempting to solve it in one of two ways: (1) better understanding
of the aluminum system, which is the most widely used metalliza-
tion material for silicon integrated circuits both as a single
level and multilevel metallization, or (2) evaluating alternative
metal systems.
As integrated circuit structures become more complex, addi-
tional processing steps are required to obtain multilevel metalli-
zation. Low temperature deposition of dielectrics is essential,
and etching through to interconnect the levels of metallization
is critical. In addition, smaller geometry and closer spacings
are required.
Aluminum metallization offers many advantages, but also has
limitations particularly at elevated temperatures and high current
densities. As an alternative, multilayer systems of the general
form, silicon device-metal-inorganic insulator-metal, are being
considered to produce large scale integrated arrays. This survey
defines the merits and restrictions of metallization systems in
current usage and systems under development. To offer any speci-
fic recommendations would be presumptuous without detailed know-
ledge of the device structure, applications, environmental condi-
tions and manufacturers capability. In cases where aluminum
metallization can be used the preference is obvious; since it is
a single metal system, well-investigated and lends itself to pro-
duction techniques. If field conditions and specific applications
rule out aluminum, then titanium-platinum-gold or titanium-
palladium-gold would be advisable. In either case beam lead tech-
nology appears to be well enough advanced technically to warrant
specification.
XI
INTRODUCTION
Metallization-related failure mechanisms have been shown to
be a major cause of integrated circuit failures under accelerated
stress conditions as well as in actual use under field conditions
(ref. 1). This survey will concentrate on inherent limitations
in material combinations, and methods of detecting these, to pro-
vide guide lines for characterization and selection of metalliza-
tion systems for silicon integrated circuits.
This section presents detailed technical information on
processing steps for the fabrication of large-scale integrated
circuits, subsequent to diffusion, and the effects of such steps
on metallization reliability. The critical steps in integrated
circuit fabrication are discussed, and properties of the metalli-
zation reliability are examined, particularly in terms of their
impact on long term reliability. Desired properties of the metal
films are considered relative to the rather extensive body of
available information on metallization related failure mechanisms
in integrated circuits, both of conventional complexity and LSI
arrays.
Metallization characterization tests are determined by:
(1) properties of metal thin films, (2) metallization require-
ments, (3) integrated circuit processing, and (4) long term
stress.
Both single and multilayer metallization systems will be
discussed as such, and as to their applicability to multilevel
integrated circuit fabrication. Figure 1 shows a schematic of
single metal, multilayer, and multilevel metallization.
A definition of terms used in figure 1 is as follows:
1. Silicon device— a semiconductor made of silicon, and
including metal contact, may be a bipolar transistor,
a field effect transistor, a metal-silicon diode or an
integrated circuit. .
2. Metallization system-- the interconnecting metal pattern
on a silicon device; the metal may be a single material
(e.g. Al) or a composite sandwich structure, (e.g.
Ti-Pt-Au). See figure 1 top.
3. Multilayer or multilevel metallization system-- two or
more metal layers separated by dielectric layers and
connected in such a manner as to optimize silicon
device performance. Commonly used in large scale inte-
gration (LSI- see figure 1 middle and bottom)
METALLIZATION SYSTEM
ON SILICON DEVICE
INSULATION 2nd METAL
P-TYPE SUBSTRATE
MULTILAYER METALLIZATION SYSTEM
5000 A" SILANE
10,000 & Si02
1000 & Mo
I2,500fl Au
"*" - 2000 H Mo
10,000 &
THERMAL OXIDE
500 Al
Mo-Au-Mo-S i0 2 MULTILEVEL SYSTEM
Figure 1.- Schematic of Single Metal, Multilayer, and
Multilevel Metallization
METALLIZATION FAILURES
Before discussing specific metallization requirements and
comparing various metal systems presently in use, we .should be
cognizant of the potential causes of metallization failures. It
has been found that in some cases trends in integrated circuit
design and processing technology may in fact increase the relative
susceptibility of monolithic circuits to failure due to
metallization-related mechanisms.
Metallization related-failures observed to date are occasion-
ally due to shorting, for example, reaction of metal with the
substrate, under-etching or metal-metal shorts between layers int^
multilevel metallized arrays. However, the largest number of
metallization related failures are due to opens. Table 1 enumer-1
ates the various causes of opens or localized reduced cross-
sectional area in metallization. Quite often more than one cause
or mechanism contributes to a given failure. For example,
shadowing at steps can cause the localized cross-sectional area
to be reduced, which in effect can produce excessively high cur-
rent density and opens by electromigration. Figure 2 is a
Scanning Electron Microscope micrograph of the shadowing effect.
TABLE 1.- REASONS FOR OPENS OR LOCALIZED REDUCED CROSS-SECTIONAL
AREA IN MULTILEVEL METALLIZATION
1. Electromigration
2. Localized melting of metal
due to excessive joule
heating
3. Metallization scratches
4. Notches in the metal edge
at steps
5. Microcracks at steps
6. Filamentation of metalli-
zation at steps
7. Tunnels under metalliza-
tion at steps
8. Shadowing at steps
9. Fatigue effects ..'-.-
10. Stress cracking '
11. Loss of adhesion
12. Over etching of metalliza-
tion due to poor photore-
sist adhesion at a step
13. Photolithographic de-
fects
14. Over etching of contact
areas enhanced by elec-
trolytic action
15. Inadequately opened con-
tact windows
16. Residual oxide at metal-
metal contact interface
17. Inadequate contact
alloying
18. Overalloying (excess
Al-Si interface penetra-
tion in the case of
aluminum metallization.)
19. Al-Si eutectic formation
(applying to aluminum
metallization)
20. Kirkendall effect
21. Corrosion effects
Figure 2.- Scanning Electron Microscope Micrograph of
Shadowing Effect
Another significant classification of events that leads to
metallization failure are those events which uniformly affect the
thickness of metallization at all places on a chip or a wafer or
a wafer lot. For example, poor process control may result in
thin metallization because of an inadequate charge during metal
evaporation or because of gross shadowing due to fixtures and
supporting hardware in the evaporation chamber. Also, inadequate
thickness can be the result of improper specification. It is
judged that this category of failure mechanism is unnecessarily
high. When present, it contributes significantly to failure by
aggravating other mechanisms listed in Table 1. Once this cate-
gory of failure mechanisms is identified, remedial action is
normally simple.
In considering long-term reliability of metallizations,
temperature and temperature gradient, ambient, current density
and other factors must be taken into account in assessing the
relative reliability hazards of various systems. Unfortunately
much of the available data is obtained under high stress condi-
tions and there are major difficulties in extrapolating the re-
sults of such conditions to factors occurring at lower stress
levels. Sometimes the temperature dependence of failure rate at
high stress levels is determined entirely by a mechanism with a
high activation energy, whereas a totally different mechanism
with a lower activation energy is the dominant factor at lower
stress levels.
In considering maximum current densities for cross-sectional
areas, important factors which should be taken into account are
film thickness, line width, current crowding at corners, and
various factors which influence the cross-sectional area of metal
films in localized regions, including scratches, notches, micro-
cracks and tunnels at steps produced during metal etch-back.
Other reliability factors unique to each metallization sys-
tem include ability to form ohmic contacts to silicon, suscepti-
bility to peeling and corrosion, temperature cycling effects,
and bondability.
Many failures are a result of specific process conditions,
rather than the inherent limitations of the materials involved.
For example, in the case of Mo-Au layered structures, excellent
high temperature reliability (300°C) and relatively low suscepti-
bility to electromigration have been observed on some samples.
Other samples have had problems with peeling, Au-Si interaction,
undercutting and other effects.
Metal-dielectric interaction can be an important factor in
the reliability of integrated circuits. The most commonly used
dielectric is thermally grown Si02/ but it must be realized that
the extent of the interaction is determined by the exact nature
of the oxide, prior processes it has been subjected to, and the
presence of a borosilicate or phosphosilicate surface layer aris-
ing from the diffusion processes. Also, various deposited
dielectrics including silicon nitride, aluminum oxide, and phos-
phosilicate glass are appearing in large-scale arrays.
In multilevel structures, procedures have been developed for
insuring that the angle at the edge of a photolithographically
defined cut in the oxide is not excessively steep. One technique
described in the literature (ref. 2) uses a combination of r-f
sputtered" SiO2 and chemically-vapor-plated SiO2« The faster
etching SiO2 on top results in a less steep angle into the con-
tact cut than would be obtained with a homogeneous Si02 film.
Another procedure uses a single deposited dielectric layer in
which the composition of the film is changed as deposition of the
film progresses. The net result is a film in which the initially
deposited layers have a lower etch rate than subsequently depos-
ited portions of the layers. An example of a system which can
be applied for this type of structure is vapor-plated phosphosili-
cate (the etch rate of phosphosilicate containing 3 to 4 percent
by weight phosphorus in buffered hydrofluoric (HF) is approxi-
mately twice that of chemically-vapor-plated SiO2 containing no
phosphorus). Generally the metallization on such devices is
aluminum. Among available developmental multilevel arrays, alumi-
num has most frequently been used for both first and second-level
metallization. The molybdenum-gold system, modified to moly-gold-
moly in each layer, has been used for multilevel metallized appli-
cations.
Some of the most significant failure mechanisms are discussed
in the following sections.
Electromigration
Electromigration (ref. 3) becomes an important failure mode
commonly found in high power devices and integrated circuits
where aluminum conductors carry current densities in excess of
105 amperes/cm^
 at temperatures above 100°C. The mode of failure
is an open circuit caused by the movement of aluminum ions in the
direction of the electron flow. This failure mode is enhanced
when a thermal gradient, a current gradient or a compositional
gradient exists in the conductor.
The crystallite size in aluminum conductor films is regarded
as important (ref. 4). Experimental failure data obtained for
small crystalline aluminum films (1.2 micron lateral size)is shown
in Table 2 . Mean-time-to-failure as a function of current
density and film temperature is plotted and presented in figure 3.
Corresponding experiments on what is considered to be large crys-
talline, well-ordered aluminum film conductors were run. The
large crystallites (8 microns lateral' geometry) were obtained by
monitoring the substrate temperature at 400°C during deposition.
The data from this experiment is presented in Table 3 and plotted
in figure 4. The increase in activation energy from 0.48 to
0.84 eV for this failure mode for large crystallite well-ordered
films over the activation e.nergy of fine-grained aluminum films
is attributed to the reduction of grain boundaries.
A further increase in activation energy for mass transport
should be obtained by the elimination of surface diffusion by an
overcoat of silica glass (7000 A). Experimental data for the
failed films and the predicted lifetime are presented in Tables
4 and 5 and plotted in figure 5. The activation energy of 1.2 eV
for these thick, wide, well-ordered and glass films approaches
the predicted maximum activation energy of 1.4 eV which is the
activation energy for self-diffusion of aluminum in bulk aluminum.
Aluminum film lifetime is also a function of the stripe cross-
sectional area, since for a given rate of transport or void
growth, the greater the film cross-sectional area, the longer it
should take to cause a void to grow across the conductor resulting
in an open circuit. Experimental data for variable line-width
aluminum conductors is shown in Table 6. Putting MTF data to-
gether for large-grained aluminum films of variable line width
results in a plot shown in figure 6. From this it appears that
mean-time-to-failure varies in a linear manner with line width of
aluminum conductor stripes.
To evaluate the effect of conductor width under stress tests,\
well-ordered films of 0.15 mil line width and thickness varying
from 200-12,000 A were tested and the data is shown in Table 7.
TABLE. 2.- TEST DATA FOR SMALL CRYSTALLITE ALUMINUM FILMS
Film
No.
.AD
BD
CD
DD
AB
BB
CB
DB .
BA
CA
DA
Thickness
(A)
7400
7060
7000 .
6800
7400
7060
7000
6800 ,
7060
7000 •
6800
J x 10"6
(A/cm2)
0.5
1.21 .
1.5 .
,2.82
0.5
1.22
1.5
2.88
0.987
1.46
2.05
T
(°C)
177
186
195
238
192
200
212
260
109
121
134
103
T°K
2.22
2.18
2.135
1.96
2.15
2.11
2.06
1.87
2.62
2.54
2.48
MTF
(Hours)
480
47
19.5
3.5
250
38
8
.1.5
850
268
183
1014
MTF J2
0.83
1.45
2.28
3.70
1.60
1.80
5.55
8.03
0.121
0.175
0.130
•C 250 300
Figure :3.- Mean-Time-To-
Failure as a Function of
Current Density and Film
Temperature: Aluminum
Films.Evaporated from
Tungsten onto Cold
Substrate
2.2 2.4
io5
TABLE 3.- TEST DATA FOR LARGE CRYSTAL ALUMINUM FILMS
Film
No.
AB
BD
CD
DD
BB
CD
DB
AD
DA
CA
Thickness
(A) .
6036 '
6036
6036
6036
6036
6036
6036
6036
6036
6036
Width
(mils)
0.582
0.644
0.644
0.638
0.644
0.644
0.638
0.582
0.638
.0.644
J x 10~6
(A/cm2)
0.6
1.27
1.106
. 1.95 .
1.15
1.37
1.97
0.548
2.02
1.31
MTF
(Hours)
510
270
254
20.3
180
63
12
1125 .
53 .
840
io15
J2 MTF
5.45
2.30
3.22
12.9
4.21
8.45
21.6
2.96
4.63
0.695
T
(°0
193
,183
185
220
205
206
230
177
184
155
io3
' T°K
2.145
2.18
2.18
2.03
2.09
2.085
1.99
2.22
2.19
2 . 34
•C 300 250 200
J , 1 . I
--« -10.84/HTI
25
150
I
100
I
60
—I
Figure 4.- Mean-Time-To-
Failure as a Function of
Current Density and Film
Temperature: Aluminum
Films Evaporated from
Tungsten Filaments Con-
densed onto Hot (400°C)
Substrates'
TABLE 4.- GLASSED LARGE CRYSTAL ALUMINUM PERFORMANCE
Film
Thickness
(A)
12,200
12,200
12,200
Film
Width
(mils)
1.46
1.46
1.43
J x 10 6
A/cm2
0.908
0.860
0.870
MTF
Hours
1700
1060
395
io15
J2 MTF
0.713
1.28
3.33
Film"
Temp.
212
221
246
IO3
K
2.06
2.02
1.93
TABLE 5.- GLASSED LARGE CRYSTAL ALUMINUM PREDICTED PERFORMANCE.
Film
Thick-
ness
(A)
12,200
12,200
12,200
Film
Width
(mils)
1.46
1.46
1.46
JxlO~6
T
(A/cm p)
0.777
0.702
0.460
Esti-
mated
MTF
Hours
5,400
12,000
16,000
io15
o
J MTF
0.306
0.170
0.295
Film
Temp.
orc
203
189
200
IO3
°K
2.10
1.16
2.11
Sample
Size
15
13
13
No. of
Fail-
ures
7
2
1
Hours
on
Test
3900
2590
2333
X -EXPERIMENTAL FILM FAILURE
OcpREDlCTED PERFORMANCE
Figure 5.- Mean-Time-To-
Failure as a Function of
Current Density and Film
Temperature: 1.46 Mil
Wide by 12,200 A Thick,
Well Ordered Aluminum
Coated with 6000 A Thick
Glass Film
TABLE 6.- TEST DATA FOR LARGE CRYSTAL ALUMINUM FILM CONDUCTORS
OF VARIABLE LINE WIDTHS
Film
Thick-
ness
(A)
7540
7540 .
7540
7540
7265
7265
7265
7125
7125
7125
7125
Film
Width
0.45
:. 0.94
1.40
1.87
0.46
0.93
1.42
0.54
1.00
1.47
1.98
Film Cross-
sectional
Area
(cm2 x 108)
8.62
18.0 '
26.8
35.9
8.42
17.1
26.2
9 . 7.5
18.1
26.6
36.8
JxlO~6
(A/cm2)
1.85
1.42
1.48
1.51
1.48
1.42
1.39
1.51
1.57
0.93
1.00
T
(°0
176
170
190
230
205
219
231
196
210
198
210 ,
io3
.T(°K).
2.275
2.26
2.16
1.98
2.09
2.035
1.985
2.135
2.07"
2.12
2.07
Experi-
mental
. . MTF
(hours)
230
650
320
76
9.6
47
49
130
127
670.
450
Calcu-
lated
MTF
(hours)
211
660
341
76
76
69
68
93
84
575'
420
Figure 6.- Experimentally
Determined vs Calculated
Mean-Time-to-Failure for
Large-Grained Aluminum
Films of Variable Line
Width
ZOO 3OQ 40O 500 60O
EXPERIMENTAL MTF (HOURS)
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As in previously mentioned experiments, the MTF data was plotted
against mathematically calculated MTF and shown in figure 7.
One can conclude from the last two figures (figures 6 and 7) ,
that film lifetime is definitely a function of film cross-
sectional area for both temperature and stress conditions.
o
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Figure 7.- Experimentally
Determined vs Calculated
Mean-Time-To-Failure for
Large Grained Aluminum
Film Conductors of
Variable Thickness
1O BO 80 100
EXPERIMENTAL MTF (HOURS)
In figure 8, experimentally determined film volume resis-
tivities were iplotted as a function of film thickness. It can be
seen that for film thicknesses under 5000.A the volume resistivity
increases rapidly. A MTF comparison of small crystallites, large
crystallite and glass, large crystallite aluminum films as a
function of current density, temperature and cross-sectional area
is represented in figure 9. The points were derived mathematical-
ly and show by the intersection at 255°C that lattice diffusion
effects are predominant. Under 275°C orders of magnitude im-
provements in lifetime are realized by using well-ordered, large-
grain, glassed films.
A design guide is given in figures 10, 11, and 12 where the
product of the aluminum line thickness and width are 10~7 cm2
which is a typical line width of 0.5 mil and 7900 A. thickness.
Since lifetime is directly proportional to film cross-sectional
area, the life of films possessing other dimensions can be deter-
mined from the plots.
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Figure 8.- Aluminum Film
Resistivity Normalized
to Bulk Resistivity as a
Function of Film
Thickness
2000 4000 6000 8000 IQjOOO IZjOOO 11.000
FILM THICKNESS X
/AMPS
\ CM'
SMALL CRYSTALLITES
GLOSSED LARGE CRYSTALLITESX \LARGE CRYSTALLITES
Figure 9.- Mean-Time-To-
Failure for Aluminum
Film Conductors as a
Function of Current
Density, Temperature and
Cross-sectional
Dimensions
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1.8 2.0 2.2 2.4
10' '
•K
2.6 2.8 3.0
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Figure 10.- Small Crystal-
lite Aluminum Film Life-
time of Conductors with
10~7 cm2 Cross-sectional
Area
300 280 260 240 220 200 180 160 I4O 120 IOO 80 60 10 20
10'
10 YEARS
I05
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Figure 11.- Large Crystal-
lite Aluminum Film Life-
time of Conductors with
10~7 cm2 Cross-sectional
Area
300 280 260 240 220 200 180 160 140 120 100 80 60 40 20
14
10*
i YE»r
I03
I MONTH
Figure 12.- Glassed Large
Crystallite Aluminum Film
Lifetime for Conductors
with a Cross-section of
10~7 cm2
280 260 240 220 2OO ISO 160 140 120 100 80 60 40 20
Etch Pits;
A failure mode common in aluminum silicon contacts is the
growth of etch pits into the silicon at the positive terminals
(ref. 5) under high current density and temperature stress. The
pit formation may not be obvious prior to removal of the aluminum.
The formation is believed to be due to the dissolution of silicon
into aluminum to saturation and the transport of the dissolved
silicon by momentum exchange, enabling further dissolution of
aluminum. At 235°C about 0.003 weight percent of silicon can
exist in solid solution with aluminum. Because silicon will
preferentially enter aluminum at crystalline dislocations, rather
than uniformly over the interface, the process results in the
formation of etch pits. The process can continue until the junc-
tion beneath the aluminum-silicon contact is electrically shorted.
Aluminum-Silicon Reaction
Another failure mode is the reaction between aluminum and
silicon dioxide. The reaction is initially important in device
fabrication to effect good ohmic contact; but this reaction may
play in the degradation of the reliability of devices under stress
and at elevated temperatures. Figure 13 presents a plot of the
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depth of penetration of aluminum into the glass as a function of
time. From the slopes of these experimental lines the rates of
penetration of aluminum into glass was determined in angstroms/
minute and are listed in Table 8. An Arrhenius plot of this
data is given in figure 14. Figure 15 presents an extrapolation
of the data to lower temperatures. It is obvious that this mode
of failure is only significant when.operating temperatures ex-
ceed 200°C.
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Figure 13.- Penetration of Aluminum into Thermally
Grown SiC>2 as a Function of Time and Temperature
TABLE 8.- RATE OF ALUMINUM PENETRATION INTO SiO2
Temperature
<°C)
543
533
523
513
503
463
421
1
°K
1.225
1.241
1.256
1.272
1.289
1.359
1.441
Rate
(A/min)
49.0
27.8
19.7
11.8
8.33
1.02
0.076
16
J.I8.IO «<P-(Z.S62/«TI
Figure 14.- Penetration
Rate of Aluminum Reaction
into Thermally Grown Si02
as a Function of
Temperature
SSO'C I 430"C | 350*C SOO'C 230*C 200"C ISO'C
Figure 15.- Penetration of
Aluminum into SiC>2
Extrapolated to Lower
Temperature
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Still another problem is the dissolution of silicon into
aluminum. Due to the solid solubility of silicon into aluminum,
the latter can act as an etchant for silicon at relatively low
temperatures. The etching of silicon by aluminum is not uniform
and preferentially attacks crystalline defects to form etch pits.
These etch pits can transverse through shallow p-n junctions
causing failure by electrical short. According to the metallurgi-
cal phase diagram by Hansen (ref. 6) the area of most interest is
the range between 300° to 577°C. For a limited supply of alumi-
num the solubility is shown to fall off from the maximum at 577°C
to near zero at below 300°C. Under operational conditions the
current density plays a large role in determining actual tempera-
ture at any cross-sectional area of the aluminum conductors.
Electromigration has also been observed in a number of other
metals, including gold, copper, platinum, tungsten, silver and
tin. The current density at which electromigration occurs in
gold metallization films is somewhat higher than that of aluminum
films (ref. 7). The selection of a metallization system for inte-
grated circuits may involve a number of tradeoffs between cost,
performance and reliability. For example, it is possible to
insure that the aluminum metallization will not be susceptible to
electromigration effects by using design rules which keep the
current density in any stripes below 105A/cm2. If this design
rule necessitates the use of wider metal stripes, the wider
emitter-base and collector-base junctions, (as for example in
interdigitated transistor structures) the resulting structure may
be lower in performance than would be possible if a higher current
density could be used. This is particularly true if the possi-
bility of reductions in cross-sectional areas which might arise
as a result of scratches is taken into account. The current and
temperature required to produce appreciable metal transport is
related to the relative ease of self-diffusion in a metal.
Metal-Metal Interaction
Compound formation and solid solution reactions resulting
from intermetallic diffusion are believed to be the mechanisms
for some of the failures observed at the ohmic contact interfaces
which include metal-semiconductor contacts, expanded metalliza-
tions, and bonds to the metallization in semiconductor devices
(refs. 8 and 9). Formation of intermetallic compounds can lead
to reliability limitations because compounds may have, lower elec-
trical or thermal conductivity, different thermal expansion coef-
ficients or brittleness relative to the constituent elements.
The net result of intermetallic compound formation is a signifi-
cant increase in contact resistance and, ultimately open contacts
(ref. 9).
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Even in systems which do not form compounds, diffusion of
one metal into another can result in contact resistance increas-
ing by orders of magnitude. This failure mode is more serious
than generally realized and this type of deterioration is usually
not recognized during the early stages of device design and manu-
facture. Diffusion can occur through any of several processes,
including vacancy, interstitial dislocation, and grain boundary
mechanisms. The predominant diffusion mechanism depends on the
type, temperature, structure and geometry of the metallurgical
system. .
Diffusions have been observed to occur in Ag-Pb, Au-Cr, Au-Ti,
Cr-Ni, Cu (NiCr), Cu (Pb-Sn), Ti-Al-Si and Ti-(PtSi). Compounds
have been observed to form in Al-Ni, Al-Ta, Au-Ti, Au-(NiCr),
Au-(Sb-Sn), and Ti-Al-Si (ref. 8).
Metal-Oxide Interaction
Metals are known to interact with oxides as a result of
solid-state reactions at elevated temperatures, and this type of
interaction has been shown to occur with aluminum on SiC>2 and on
phosphosilicate glasses. Adverse effects can result from this
interaction on any type of circuit, but circuits with thin oxide
regions are particularly susceptible. For example, the oxide
over gate regions of MOS transistors is typically 0.1 to 0.15
microns thick. Accordingly, an important attribute of a metalli-
zation system for MOS integrated circuits is the ability to ad-
here well to oxide but not to react extensively with the thin
SiC>2 layer under the gate metal region. There is also a similar
requirement for capacitors in bipolar circuits, where such capaci-
tors frequently have 0.1 micron thick oxide, prepared either by
anodization or by thermal oxidation. Electrical shorts in MOS
structures have been attributed to a solid-state reaction between
the electrode metal and Si02« The details of oxide preparation
can also be a major factor in determining the incidence of such
electrical shorts at temperatures of 500°C.
Dielectrics other than SiO2 are also used at times in inte-
grated circuits. In particular, silicon nitride has been used in
a number of types of integrated circuits, and aluminum oxide has
been used in MOS circuits. Aluminum adheres well to both of these
dielectrics, and has less tendency to react with silicon nitride
at elevated temperatures than with
Thermal Stresses
Any metallization system used for integrated circuits must
form continuous conducting lines which go up and down steps re-
sulting from topography in the integrated circuits. In bipolar
circuits, steps arise at contact cuts to the emitter regions,
collector regions, and base regions, as well as between different
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levels of oxide thickness. In MOS circuits, steps arise at con-
tact cuts and also from field oxide down to gate oxide thicknesses,
Such steps frequently are on the order of 1.5 microns high. In
multilevel metallized arrays the steps occur at "vias." It is
important that processes be used which insure good coverage of
the edges of such steps so as not to result in a constriction in
the cross-sectional area of the conductor. It must.further be
realized that stresses existing in a metal as deposited, or
stresses resulting from temperature cycling or materials having a
different thermal coefficient of expansion, result in subjecting
the metal at the step to a particularly severe stress. If that
stress exceeds the elastic limits of the thin-film metallization,
plastic deformation may result. Each temperature cycle may re-
sult in additional plastic deformation and, ultimately, opening
of the metal at the step. This type of problem is not effectively
screened by a single temperature cycle or even by several cycles,
but requires a substantial number of cycles. Aluminum, gold,
silver and copper all have thermal coefficients of expansion sub-
stantially higher than that of silicon.
Peeling in Layered Systems
Peeling effects, for example, resulting from poor adhesion
of gold to molybdenum in devices with Mo-Au metallization, have
been a reliability problem. Other binary layer and more complex
systems would also be susceptible to possible failure mechanisms
as a result of peeling. A single-metal system has no such prob-
lems (ref. 10).
Diffusion Effects in Barrier Layer Systems
It is possible to show, by calculation from published diffu-
sion coefficients, and also by experiments under laboratory con-
ditions, that a given metallurgical system consisting of two
metal layers which would react, but which are separated by a given
type and thickness of barrier layer, will have extremely long life
at 300°C or at 400°C. This provides information about the inher-
ent metallurgical stability of the system under accelerated stress
conditions. It is, however, very difficult to consistently obtain
pin-hole free metallization layers in production, particularly
over integrated circuit wafers with considerable topography. Thus
systems for which the feasibility of high reliability can be
demonstrated are not necessarily reliable in production (ref. 10).
Electrolytic Migration
Electropositive metals, especially silver, but also a number
of.other metals, including gold, platinum and tin, are susceptible
to migration effects as a result of an electric field between ad-
jacent metallization regions.
20
Scratches in Metallization Stripes
Aluminum and gold, being soft, are quite susceptible to the
possibility of scratch formation during device fabrication.
Scratches typically would form during the steps of scribing,
breaking, and handling the chips to mount them on headers.
Harder metals such as molybdenum and chromium are considerably
less susceptible to scratches during handling. On the other hand,
their lower ductility can result in problems if relatively thick
layers are used and are processed through temperature cycles.
The problem of scratches in the aluminum metallization can to a
very large extent be solved by the process of depositing a dielec-
tric layer over the aluminum prior to scribing. The additional
steps required to accomplish this include vapor plating the oxide,
typically at 400°C, and using photolithographic techniques to open
up areas of the contact pads prior to bonding. The deposited
dielectric in this case causes significant improvements in yield
through the process and also considerably less susceptibility to
reliability problems as a result of scratches and smears of the
metallization. Glassing also has the merit of protecting the
patterns of closely spaced, adjacent current carrying stripes
from corrosion effects, either electrolytic or chemical, and im-
parting additional freedom from the possibility of shorts due to
particles which might bridge between conducting metal stripes.
With glassed circuits the only exposed metal is in the area of
bonding pads. The spacing between such areas is considerably
greater than that between lines in the circuits. Since SiO2
adheres to aluminum, a wide range of thicknesses of glass can be
used.
Deposited dielectrics generally have poor adhesion to gold.
Thus wafers in which the top layer in the metallization system is
gold are difficult to protect with deposited dielectric unless
thick glass layers are used or an additional layer such as chro-
mium or molybdenum is put on top of the gold.
METALLIZATION SYSTEMS
The metallization systems in use today for fabrication of
integrated circuits in production can be divided into those used
with single-level metallized circuits and those used for multi-
level systems containing two or more levels of metallization.
The most common metal used in single-level metallization systems
is aluminum, and the most common metals used in the layered compo-
site systems are molybdenum-gold and titanium-platinum-gold. All
three systems are used in the fabrication of commercially avail-
able bipolar integrated circuits. The titanium-platinum-gold sys-
tem is used in beam-lead fabrication. The systems Al-Si (homoge-
nous) and Ti-Al (layered) are also in use. For MOS integrated
circuits, a number of metallization systems are currently in use.
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Aluminum is the most widely used system for MOS, with the alumi-
num obtained by electron-beam evaporation rather than by evapora-
tion from a tungsten coil. The chromium-gold system has been
used in MOS. Some MOS devices include silicon gates. Thus,
boron-doped polycrystalline silicon is, in effect, a metalliza-
tion material. Other portions of the metallization of these Si-
gate arrays are aluminum metal (refs. 11, 12).
Requirements
The basic requirements of any silicon integrated circuit
metallization system are:
1. High conductivity (greater than 10 microhm-cm)
2. Good adhesion to both silicon, dielectrics and glass
3. Low ohmic contact resistance to both n-type and p-type
silicon
4. System free from degrading intermetallic compound for-
mation or deleterious silicon reactions during proces-
sing or operating life conditions
5. Amenability to practical production methods of deposi-
tion and deliniation
6. Resistance to current-induced metal eiectromigration
7. iFreedom from surface instabilities induced by the
imetal(s) and method of deposition
8. Compatibility with multilevel processing.
The successful production of large-scale integration requires a
materials and processing capability for forming metal conductor
paths interconnecting the various components. In this respect
the following factors must be taken into account:
1. Electrical constraints
2. Chemical needs
3. Metallurgical requirements
4. Mechanical requirements to provide reliable operation
5. The interfaces which must be satisfied by a metalliza-
tion system.
To consider the electrical requirements, the metallization
material must be an excellent conductor, since extremely fine
lines are required for multilevel, high density integrated cir-
cuits. The thickness of the metal film cannot exceed one-third
of the line width. Therefore, for a 2 micron wide conductor line,
a 6000 & thick metal is used, which results in an idealized con-
ductor cross-sectional area of 1-2 x 10"^  cm . The conducting
metal must make ohmic contact to both n-type and p-type silicon.
In the case of shallow junctions the emitter and base junctions
will be within 1.micron (or less) of the surface. This requires
that the metal used for contact to the silicon will not penetrate
more than 100 A.
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Table 9 shows the theoretical bulk value resistivity for the
better electrical conductors and the ohms per square for a film
of this geometry. The total resistance of such a conductor run-
ning 10 mils in length is also given. It should be remembered
that metals/ in general, when deposited as films, exhibit volume
resistivities greater than the theoretical bulk resistivities
making the table somewhat optimistic.
TABLE 9.- RESISTIVE PROPERTIES OF VARIOUS METALS
Metal
Ag
Al
Au
Cu
Be
Mg •
Mo
Rh
Ni ...
W .
Theoretical Volume
Resistivity in
Micro-ohm-cm
1.61
2.74
2.44
1.70
3.25
4.3
5.3
4.7
7.8
5.3
Ohms/Square
for 6000 A
Thick Film
2.7 x 10~2
4.6 x 10~2
4.1
2.8
5.42
7 . 2
8.8
7.8
13.0
8.8
Resistance of a
10 mil Long
Conductor, 2 Microns
Wide X 6000 A Thick
(ohms)
3.4
5.8
5.2
3.5
6.9
9.1
11.2
9.9
16.5 '
11.2
Chemically, the metallization must resist deterioration in
oxygen at 500°C to survive the post metallization processing
steps. Therefore, a metal which produces a thin continuous pro-
tective oxide inhibiting further reaction is desirable. Such
metals generally are those in which the oxide is less dense than
the parent metal. The oxide must also possess a low vapor pres-
sure and must not deteriorate under humid conditions.
The first layer of metallization must act as a reducing
agent for silicon dioxide to reproducibly make ohmic contact
through .the thin oxide layer that readily forms on silicon. When
considering the use of multilevel metallization, it is desirable .
that the metal does not react sufficiently with the dielectric to
form conductive electrical paths between the metal layers at the
crossover points. It is therefore necessary that the metal be
only slightly a reducing agent and that the temperature at which
the reduction takes place be reached rapidly and only once to form
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the ohmic contact. For the contact metal to work effectively,
the metal oxide process must readily diffuse into, or react with,
the metal rather than remain as an electrical insulator at the
interface.
From a metallurgical standpoint, one mode of failure that has
been noted is a mass transfer of the metal conductor when carry-
ing a high current density at elevated temperatures. For carrying
1.5x10° amp/cm2 at 175°C, failure is about 23 hours. An ex-
change of momentum between the electrons and activated metal ions
causes the metal ions to be transported in the direction of the
electron flow. The result is a depletion of metal at the cathode
end where a gradient in current density or temperature exists.
The effect is cumulative, further increasing the current density
resulting in an open circuit.
As the geometry of the integrated circuit decreases, current
densities exceeding 106 amp/cm2 may exist. Since the self-
diffusion coefficient for evaporated films decreases when the
films become more ordered, the deposition techniques which result
in well-ordered films whose resistivity approaches that of bulk
metal, will also be more stable at high current densities. Re-
fractory metals have low self-diffusion coefficients, which make
them attractive for high current density application.
It is also important that metal conductors do not form inter-
metallics with silicon or with the overlay metal when subjected
to normal processing temperatures (ref. 9). Generally, inter-
metallics are brittle and highly resistive and, therefore degrade
the circuit performance and reliability of the device. To mini-
mize these reactions, metals possessing low diffusion coefficients
must be used. An equally important consideration is packaging.
Both metal components must be sufficiently soft to flow during
bonding. Flow by deformation is required to open fresh and,
therefore, clean metal surfaces in intimate contact with each
other to promote atomic interdiffusion and crystal growth result-
ing in a weld.
It is desirable for the conductor used in multilayer metalli-
zation schemes to utilize a metal which has a coefficient of
thermal expansion near to that of silicon. In the application of
glass as a protective layer over the conductor, the bulk expansion
differential may be sufficient to cause cracking of the dielec-
tric, thus resulting in electrical shorts. The reduction of glass
cracking in multilevel metallization requires that the metal con-
ductor be a reasonable match to the coefficient of expansion of
the silicon and the dielectric.
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Fabrication Processes
It is very important in the selection of a metallization
system to consider the processing steps required in the fabrica-
tion of an integrated circuit. These steps are:
1. Deposition of metallization (silicon containing p-n
junctions and dielectrics is heated to 200-500°C prior
to vacuum deposition and deposition times range from
10-20 minutes for each metal)
2. Heat treatments (5-15 minutes at 300-500°C to insure
good ohmic contacts)
3. Glass deposition (200-500°C for 10-20 minutes)
4. Application of solder or eutective bonding material on
back of silicon wafer (5 minutes at 200-500°C)
5. Bonding chip to header or package (5 minutes at
400-500°C)
6. Lead bonding (room temperature to 350°C)
7. Sealing package (5-30 minutes at 200-500°C)
8. Operational life stress tests at elevated temperatures
(300°C for 1000 or more hours.)
Single Metal Systems
, Aluminum is the predominant metallization system used in the
fabrication of silicon integrated circuits for the following
reasons: (ref. 10)
1. Aluminum can be used in a single-metal system which
provides considerable simplicity compared to multimetal
systems
2. Aluminum is a low-cost source material
3. Aluminum films have a high electrical conductivity,
'close to that of the bulk material
4. Aluminum evaporation by a resistance heated tungsten
. coil is simple
5. Aluminum adheres well to oxides
6. Aluminum layers delineate well by photolithographic
techniques
7. Aluminum is easily etched without dissolving SiC>2 or
silicon
8. Aluminum reacts with residual SiC>2 in contact areas
9. Aluminum forms low-resistance contacts to n+ silicon
and p-type silicon
10. The solid solubility of silicon in aluminum is such
that Al-Si alloys can be used to adjust the amount of
penetration at alloying and reduce the amount of pene-
tration as compared to that of pure aluminum
11. There are no compounds in the Al-Si system; thus brittle
compounds are not possible, and void formation
(Kirkendall effect) has not been a problem at Al-Si
interfaces
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12. Silicon in solid solution in aluminum does not substan-
tially lower its electrical conductivity
13. Silicon recrystallizes from solid solution in aluminum
and contains a substantial amount of aluminum as a
p-type dopant, and is thus conductive
14. Aluminum is readily bondable with gold or aluminum wire
15. Aluminum is ductile and thus withstands temperature
cycling
16. Aluminum has high resistance to atmospheric oxidation
17. Aluminum single-metal system, in contrast to a system
containing several dissimilar metals, cannot result in
galvanic action effects
18. The lowest possible melting point in the Al-Si system
is the Al-Si eutectic (577°C)
19. Aluminum is a satisfactory metallization material for
radiation hardened integrated circuits.
For MOS applications the work function of the metal (ref. 13)
and the ability to deposit a metal which is free of alkali ion
contamination makes aluminum attractive.
It is important that the metallization system be compatible
with thin-film resistors and/or capacitors which may .be used in
integrated circuits. Gold, for example, has been shown to cause
devitrification of the amorphous tantalum oxide which is present
on stabilized tantalum resistors, and lead to resistor failure
(refs. 14 and 15). Aluminum has no such compatibility problems
with tantalum.
Aluminum in silicon is a shallow donor (ref. 16) with high
solubility. By contrast, many of the other metals used in metal-
lization systems, such as gold, (ref. 16) Molybdenum, (ref. 17)
and platinum (ref. 17) have deep lying levels, in some cases with
high capture cross sections for minority carriers. Gold and
other heavy metals are interstitial diffusants which can precipi-
tate at dislocations in silicon, and may be specifically gettered
by the Si-SiC>2 interface.
Unfortunately, in certain applications, aluminum does possess
undesirable characteristics. Some of the more important limita-
tions of aluminum are listed below:
1. Aluminum is not readily chemically vapor plated in a
form which is of high conductivity
2. Aluminum is not readily electroplated
3. Electromigration can form voids in aluminum at current
densities lower than those of other metals
4. Electromigration may form spikes which cause shorts
through the deposited dielectric in multilevel arrays
5. Aluminum galvanically corrodes with dissimilar metals
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6. Aluminum recrystallizes at fairly low temperatures
causing hillocks of metal which could break through a
dielectric or be difficult to cover
7. Reaction of aluminum and SiC>2 can be significant at
temperatures of about 500°C
8. Aluminum forms compounds with gold which tend to be
brittle and result in decreased electrical conductivity
9. Gold wire bonded to aluminum results in reliability
problems due to the Kirkendall effect
10. Aluminum is soft and easily scratched
11. Silicon dissolved during contact alloying may precipi-
tate at grain boundaries in aluminum and cause relia-
bility problems
12. Aluminum is typically under stress as deposited
13. The thermal coefficient of expansion of aluminum is
greater than that of silicon which results in consider-
able stress in aluminum during temperature cycling
14. In multilevel metallization structures, the problem of
making good aluminum-aluminum contacts has not been
completely solved
15. Aluminum is electronegative and corrodes in electrolytes
16. Aluminum is not directly solderable by conventional
soldering techniques
17. Aluminum has a higher work function than some metals,
and thus results in higher threshold voltages in MOS
devices
18. Aluminum dissolves to a small extent in solutions used
to etch contacts in deposited dielectrics in multilevel-
metallized structures.
High Current Density Tests
High current density tests on aluminum metallization as con-
ducted at 100°C, 150°C, and 175°C and current levels
(1-2 x 106A/cm2 yielded results shown in Table 10.)
Table 11 presents Mean-Time-To-Failure for aluminum metalli-
zation as a function of resistivity and current density.
Examination of the failures showed a single dominating fail-
ure mode, i.e. a random opening of the interconnection, occurring
in a porous rough-textured metal. During the processing, the
aluminum is subjected to 450°C for perhaps 30 minutes, and changes
from a smooth, nonporous film, beginning to develop a characteris-
tic roughness. This roughness and porosity can be increased by
subsequent thermal treatments". The intentional addition of mois-
ture to the dry air furnace has no significant effect. The same
rough texture is reported to appear in high current density tests
in dry nitrogen sealed To-5 cans. The proposed failure mechanism
is that a thermal reaction causes a porosity and reduced cross-
sectional area, with a localized increased current density.
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TABLE 10.- ALUMINUM HIGH CURRENT TEST DATA
Sample
2-2
2-1
2-5
2-7
2-3
2-6
1-2-2
2-2-2
1-1-2
2-1-2
3-1
3-2
3-1
3-5
3-1
3-2
1-2-1
2-2-1
1-1-1
2-1-1
3-3
1-7-2
2-6-2
1-8-2
2-7-2
1-7-1
2-6-1
1-8-1
2-7-1
Resis-
tivity
(micro-
ohm-cm)
2.6
4.0
4.5
5.9
6.0
6.7
2.6
2.6
6.0
6.0
6.1
2.6
4.0
4.5
5.9
6.7
2.6
2.6
6.0
6.0
6.0
3.0
3.0
3.0
3.0
3.0
3.0
3.0
3.0
JxlO6
1.0
0.93
0.93
1.06
1.0
0.98
1.0
1.0
1.0
1.02
1.0
2.0
2.05
1.96
2.0
2.0
1.99
1.99
1.98
1.98
2.20
2.16
2.20
2.19
2.19
4.2
4.12
4.0
4.0
T(°C)
178
181
182
189
187
188
109
158
119
172
193
189
199
207
225
238
111
163
135
185
225
142
195
156
203
182
234
193
243
Fraction
Failed
10/10
10/10
10/10
10/10
10/10
10/10
5/5
4/10
8/8
7/7
10/10
9/9
10/10
8/8
10/10
9/9
10/10
10/10
10/10
10/10
10/10
10/10
7/7
5/5
7/7
10/10
6/6
8/8
8/8
Total
Test (Hrs.)
14,104
4,800
11,578
1,046
7,745
7,745
2
21,330
7-3/4
5,955
7,618
680
276
330
60
78
20-3/4
18-3/4
15-3/4
19-3/4
140
222
94
523
410
13-3/4
6-1/2
14
8
50%
MTF
1,300
440
1,050
95
720
720
0.3
4,400
0.9
760
710 Sputtered
69
25
36
5.5
7.8
1.9 MFTI*
1.6 MFTI
1.4 MFTI
1.8 MFTI
12.5
21
12
90 Glassed
53 Glassed
1.23
0.5
1.6 Glass
0.9 Glass
*MFTI = Many Failures on Test Interruption
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TABLE 11.- MEAN TIME TO FAILURE FOR ALUMINUM METALLIZATION AS A
FUNCTION OF RESISTIVITY AND CURRENT DENSITY
J = 10 6 A/cm2 -
= 2.6 - cm*
= 4.0 < cm
= 6.0 - cm
All available
data
0.5
•
480
1.0
1500 hours
470
130
560
1.2
'
'
17
1.5
—
--
—
20
2.0
69
25
13 '
30
2.8
—
--
4
*Resistivity varied by deposition rate
This causes localized hot spots and accelerated reaction at
these sites. Failure occurs when the voids form continuous
breaks across the strip. This is illustrated in figure 16. The
1/2 mil strip was heated 48 hours at 450°C in wet air.
Additional experiments demonstrated the thermal nature of
the reaction. Devices with 1/2 mil lines were.tested at
2 x 106 A/cm2 and an oven temperature of 175°C. These units had
normal processing, i.e. gold backing, bonding, and To-5 packaging,
The mean time to failure was 25 hours. A second group was pre-
baked at 450°C for 2 hours prior to the high current tests.
These units had a mean time to failure of 24 hours. A third
group was prebaked 8 hours at 450°C before the high current tests.
The mean time to failure was reduced to 15 hours. The aluminum
metallization included vacuum evaporated metal using tungsten
filaments, tantalum filaments, and electron beam heating. Both
normal (10~6 torr) vacuum and high (10~8 torr) vacuum samples
were included. The films were approximately 6000 A thick, and
were generally deposited from 1-10 minutes. All the aluminum
tested showed the thermal changes described.
Current induced metal migration is the problem resulting
from induced high current density stress. The failure depends
on the structure of the film, but lifetime is generally related
to the current density by some form of the equation:
L = AJ-2 exp. $/KT
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where L = lifetime in hours
K = Boltzmans constant
T = film temperature
J = current density
A = constant depending
on film geometry
$ = activation energy
A typical testing procedure could consist of stress levels greater
than 10~6 A/cm2. For example, in a 6000 A film, 75 mA through a
1/2 mil wide conductor is equivalent to 10^ A/cm2. For this test,
lines 1/2 mil and 1 mil x 54 mil were patterned on oxidized sili-
con wafers, and the dice mounted on normal To-5 headers. The
patterns were connected to the device pins by normal wire bonding
techniques, using aluminum or gold wire. The devices were then
sealed in dry nitrogen. The testing occurred in temperature con-
trolled ovens, with each device connected to an external load
resistor. Measurements of the voltage drop across the external
load indicated the current level and the resistance of the
sample. By adjusting the value of the external resistance, vari-
ous current levels could be obtained from a single power supply.
Two failure points were used:
1. Opening of the conductor
2. Doubling of the conductor resistance.
Since the samples failed randomly over a period of time, the data
was analyzed as follows: the failure time of each sample-was ob-
tained daily by periodic checking of each sample. The failure
pattern was then plotted on distribution paper. A typical plot
is shown in figure 17. Since many samples have shown few fail-
ures even after 10,000 hours of test, the mean-time-to-failure in
each case is determined from the 50 percent confidence level
using the total test hours and the number of failures observed.
The mean-time-to-failure from this assumed distribution (Poisson)
as compared to the results from distribution plots of the failure
times is shown in the correlation plot of figure 18.
As aluminum is the most widely used metallization system for
silicon integrated circuits, comparisons will be drawn throughout
the remainder of this survey between the merits and limitations
of aluminum and alternate metal systems.
Molybdenum and tungsten appear to be potential single layer
contact systems for silicon devices and can be deposited as thin
films by either sputtering or electron-gun evaporation.
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800X
0.5-Mil Line After 48 hrs
450°C
800X
0.5-Mil Line 106 A/cm2
1150 hrs Film Temperature
~180°C
800X
1-Mil Line - No Current
Figure 16.- Photomicrographs of Aluminum Lines
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Figure 17.- Probability 1
Sample 2-2 on Test at 101
2.6 micro-ohm-cm
•lot of Failure Times for Aluminum
1
 A/cm and 178°C. Resistivity
A summary of the film properties is presented in Table 12.
The values of resistivity for these films as shown are several
times higher than the bulk value. Therefore, for equal conduc-
tivity, a Mo or W single layer would have to be several times
thicker than aluminum. The resistivity depends upon the deposi-
tion conditions, and values lower than those in Table 12 have
been referred to in the literature. For example, Gland (ref. 18)
found that molybdenum deposited by electron-gun techniques de-
creased in resistivity with increasing substrate temperature
until near bulk resistivities were obtained at 600°C. Bias and
getter sputtering (refs. 18 and 19) have also been used to obtain
Mo films with resistivities near bulk. However, these techniques
do not lend themselves to mass production of silicon integrated
circuits.
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Figure 18.- Correlation
Plot Comparing Mean-
Time-To-Failure from
Distribution Plots and
from Reliability Slide
Rule
TABLE 12.- DEPOSITION DATA AND PROPERTIES OF W AND Mo
Deposition Rate
Substrate Temperature
Deposition Pressure
Film Resistivity
Adherence
Ohmic Contact (Si)
RF Sputtered
Mo
250 A/min
200°C
5 microns
15 micro-
ohm-cm
Fair
W
100 A/min
200°C
5 microns
25 micro-
ohm-cm
Fair
Fair, but difficult
to reproduce
Electron-Gun
Mo
10-20 A/sec
200°C
10~6 to 10~5torr
30-40 micro-
ohm-cm
Marginal
Poor adherence to Si02 eliminates the high conductivity
metals, e.g. Au, Ag and Cu, as single layer systems. It there-
fore appears that no single layer system will replace aluminum.
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Consequently, a two-metal system in which the bottom metal pro-
vides adherence, good contact, and metal interaction barrier
properties followed by a high conductivity layer which will also
accept wire bonds, will be the alternative.
Composite Layered Metallization Systems
The composite layered metallization system consists of a
metal which adheres well to SiC^-Si, on top of which is deposited
a high conductivity metal layer. As there are few, the discus-
sion will be limited to several refractory metals combined with
Au or Ag as sandwich structures. Although the problems and
limitations discussed will refer to these specific systems, some
of the general statements could most certainly be extended to
other combinations.
Reactions with Silicon and Between Metal Layers.- Some of the
expected problem areas may be deduced from the composite films
themselves and a knowledge of silicon semiconductor processing.
For one thing, the Au-Si eutectic of 377°C means that the layered
structure must prevent Au from reaching the silicon during
processing steps at temperatures above 377°C.
In cases of metal-Au reactions, there is a resistance in-
crease caused by intermetallic diffusion or compound formation.
These visible Au-Si alloying and resistance changes at 450°C air
bakes are used as indicators in evaluating the metal systems.
To cite an example of such evaluations; oxidized silicon wafers
coated with thin metal films are photomasked and the metals
etched into 54 mil long conductors, both 0.5 mil and 1.0 mil wide.
The test patterns are probed for resistance and baked at 450°C
air and 625°C N2 for times up to 24 hours. Results of such tests
are summarized in Table 13. The resistances of several of these
are seen to increase considerably over the initial values. These
increases may be explained by the diffusion of one of the metals
into the other, or by intermetallic compound formation. The re-
sistivities of several metal alloys containing other metals as
impurities were tabulated in the International Critical Tables
(ref. 6), and show that the resistivity of the binary alloys may
be several times larger than the bulk values of either of the
components. In a few systems, the resistivity decreased slightly
and is attributed to annealing in the higher conductivity materi-
als, e.g.; Ti-Ag and Mo-Au.
CR-Au, Ti-Au and V-Au.- The evaluation of these systems is simi-
lar in that all three show large resistance increases after a
few minutes at temperatures of 350-450°C. The increases are par-
ticularly significant if the Ti, Cr, and V thicknesses are made
large to prevent Au-Si alloying.
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The as-deposited resistivity of the Cr-Au composite films
ranged from 6-15 micro-ohm-cm due probably to the relative
amount of Cr and Au in the composite film. Increases in resis-
tance after 450°C air bake are shown in figure 19. It is inter-
esting to note that the resistances of films with Cr thicker
than 1000 A increases 200-600 percent within an hour at 450°C
and then tapers off. The films with heaviest interface blending
(second metal deposition started before the first metal is com-
pletely deposited), tend to increase more. Recent studies of
Cr-Au (ref. 1) have noted resistance increases as large as 170
percent after 50 hours at 350°C in nitrogen ambients. The re-
sults found on sputtered Cr-Au are similar, and the magnitude of
the resistance increase is too large to be a simple oxidation of
Cr from under the Au. The more plausible explanation lies in
the solid state diffusion of Au into the Cr (or Cr into the Au),
which results in the formation of a higher resistance inter-
metallic compound.
too
900
400
300
ZOO
100
• =600 TO 800 8 Cr ( A )
X =900 TO 1400 & Cr (B)
O = I80O TO 260O & Cr (C)
Q - I20O TO 2000 8 Cr ( D )
= 1400 TO 2800 8 Cr
WITH HEAVY INTERFACE
1000
Figure 19.- Resistance Change in Cr-Au Films,
Au Thickness 5000 A
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It is very important that gold does not come into contact
with silicon at the contact areas. To test for this effect,
tests were conducted where various thicknesses of chromium were
deposited onto oxide-free silicon wafers while the gold thick-
ness was kept constant. Visual indications of the Au-Si reac-
tion were made and the expected behavior was that the time re-
quired for the alloying to occur would increase with Cr thickness.
This was not observed on all the oxide-free wafers alloyed within
1/2 hour at 450°C, even though the thickest Cr film was
1500-1900 A thick.
Similar to the Cr-Au system, it was found that increasing
the thickness of titanium increases the resistivity of the
titanium-gold metallization, and greatly accelerates the
thermally induced resistance rise. The resistivity of 500 A of
titanium and 7000 A of gold at 450°C increases only 50 percent
after 2 hours. By comparison, the resistivity of 2000 A of
titanium and 2000 & of Au increases by a factor of 15 in 15
minutes at 450°C, and continues to rise for several hours. With
500 A of titanium the gold reacts with the titanium and silicon
in less than 5 minutes at 450°C.
From these results it is apparent that in the Cr-Au, Ti-Au,
and V-Au metallizations, the alloying of the gold with silicon
through the interface metal is the limiting factor in their use.
Increasing this intermediate metal thickness to 1000 & delays
the alloying somewhat, but produces a composite film with a high
resistivity. The use of 500 A of bottom metal gives a film with
acceptable resistance properties on SiC^, but would be unsatis-
factory if used in contact with exposed silicon.
Ti-Pt-Au.- The Ti-Au system as discussed previously, can exhibit
undesirable intermetallic compound formation. With a barrier
metal between the Ti and Au this combination can be useful. Such
a system has been developed (ref. 20) in which platinum is used
as a barrier to prevent Au-Ti or Au-Si reactions and is used in
the beam lead technology. The properties of the metal system
will be devoted to beam lead technology.
As an evaluation technique, films of Ti-Pt and Pt-Au were
deposited and the thermal behavior studied. The Pt-Au films
were formed by sputtering Pt onto a heated Si02~Si wafer (250°C)
to a nominal thickness of 2000 A", and then Au was filament-
evaporated onto the Pt to a thickness of from 1000 A to 10,000 A.
The Au and Pt were then rf sputter-etched using photoresist as a
mask. The Ti in the Ti-Pt films was deposited by sputtering to
a thickness of 2000 A, the Pt was then sputtered to a nominal
thickness of 2000 A. After sputter-etching the Pt into strips
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1 mil wide and 54 mils long, the remaining Ti was removed by
chemical etching in a dilute H2SC>4 solution. The wafers con-
taining the etched patterns were then scribed into three pieces.
Measurements were taken, samples were baked at 450°C in air, and
remeasured at one hour intervals for 24 hours. The resistance
of Pt-Au composite films increased with time at 450°C. The
changes shown in Table 14 are scattered, but there is a trend
indicating that films containing both small and large amounts of
Pt have less of an increase than an intermediate composition
film.
TABLE 14.- AR OF Pt-Au FILMS WITH 450°C AIR BAKES
Platinum,
Percent
of Film
23
25
25
27
31
32
35
50
70
Initial p
Micro-ohm-
cm
3.7
3.6
3.6
4.6
4.5
4.6
4.6
7.6
9
+AR After
2 Hours
Percent
75
120
110
150
120
150
125
115
125
AR After
4 Hours
Percent
90
150
135
160
150
150
143
120
130
TAu(A) Tpt(A)
11,000 3,300
6,700 2,300
6,700 2,300
4,350 1,650
5,600 2,500
4,100 2,000
6,000 3,300
1,650 1,650
1,100 2,500
The Pt-Au films, after 24 hours at 450°C, were heated to
1000°C for 30 minutes in forming gas to permit them to proceed
to a more complete reaction and the final resistance was
measured at room temperature. Table 15 compares the experimental
resistivity data on Pt-Au after the 1000°C bake with various
literature values (refs. 21 and 22) and shows fair agreement.
These results indicate that the layered Pt-Au film resistivity
can increase by a factor of 10 if complete alloying occurs. The
results also show that the resistance change of Pt-Au composite
films will be smallest for Pt concentrations less than 35 atomic
percent. Hence, the Pt thickness in Pt-Ti-Au should be as thin
as possible consistent with retaining the barrier between the Au
and the underlying silicon.
The Ti-Pt system likewise undergoes a resistance increase
upon thermal treatment at 450°C. As presently used in Ti-Pt-Au
systems, the Ti is about 2000 A and the Pt is 2000 A. The
resistivity of the sputtered Ti is 200 micro-ohm-cm and the
sputtered Pt is about 25 micro-ohm-cm. /The resistance of a
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composite Ti-Pt film increases from an initial value of 45 micro-
ohm-cm to 75 micro-ohm-cm after two hours at 450°C. This indi-
cates that the Pt can react with both the Ti and the Au to form
complex binary and even ternary alloys.
TABLE 15.- RESISTIVITY OF Pt-Au AFTER 30 MINUTES AT 1000°C
Pt-Vol.
Percent
10
23
25
30
35
40
50
70
Resistivity (micro-ohm-cm)
This Work
28
30
35
38
34
32
Reference 8
10
18
19
20
28
32
Johansson 9
10
23
28
32
38
37
35
32
Table 16 contains some experimental thermal aging data of
the Ti-Pt-Au composite films with various Pt-Au thicknesses.
Fortunately for users of this system, the delta R of the films
with Ti under the Pt is less than the Pt-Au films in Table 16.
Evidently, the reaction between the Ti and Pt has reduced the
amount of Pt available for reacting with the Au. Note that for
Au/(Pt-Ti) thickness ratios of 8500/4500 A the resistance in-
crease can be held to less than 50 percent after two hours at
450°C. This figure could perhaps be decreased even more by re-
ducing the Pt thickness to a minimum value consistent with pre-
venting the Au from reaching the Ti or Si.
TABLE 16.- AR of Ti-Pt AND Ti-Pt-Au AT 450°C
Au (A)
0
8500
*7000
6000 A
4000
**8400
Ti+Pt (A)
4400 &
4500
3600
3000
3300
2600
Int. p
Micro-ohm-cm
45
4.8
5.0
4.8
4.8
3.8 micro-ohm-cm
Percent AR After
2 Hours at 450+
70
36 percent
45 percent
40 percent
100 percent
50 percent
AR After
4 Hours"1"
36 percent
57 percent
48 percent
120 percent
58 percent
* Au was electroplated, all other Au were evaporated.
**Film has -10,000 A of glass overcoat, + time is indicated
±20 minutes.
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The previous discussion indicated that for a minimum change
in resistance the volume ratio of Au-Pt should be large or the
Pt should be as thin as possible, consistent with preventing the
Au from reaching the Ti. This minimum Pt thickness was sought
in a series of Au-Si alloying tests in which the Pt thickness
 0
ranged from 450-2100 A. The contacts, consisting of Ti (1500 A) -
Pt-Au (7000 A) on 20 mil2 and 100 mil2 areas of silicon, were
baked at 450°C for times ranging from 15 minutes to 4 hours. The
test results are summarized as follows:
1. After 4 hours with 450 A Pt, 10 out of 120 large areas
and 5 out of 120 small areas alloyed
2. With 2100 A Pt, 1 out of 120 large areas and none out
of 120 small areas alloyed after 4 hours
3. No well defined minimum Pt thickness existed which
would prevent Au-Si alloying
4. Larger areas alloyed first for a given Pt thickness.
The area dependence indicated that pinholes in the Pt were more
important than solid-solid diffusion. Assuming that pinholes are
the major problem,then the Pt should be as thick as possible to
reduce the probability of pinholes, and the Au made correspond-
ingly thicker to reduce thermally induced resistance changes.
Summarizing, the Ti-Pt-Au system can increase in resistance
in 450°C bake cycles. This resistance increase is caused by
interdiffusion of the Au and Pt. Still,the system can be ex-
tremely useful at temperatures of 450°C by making theovolume
ratio of Au/Pt greater than approximately 3/1. 1500 A to 2000 A
of Pt is effective in preventing Au-Si or Au-Ti reactions at
450°C.
Cr-Ag-Au and Ti-Ag-Au.- In these systems the Ag and Au behave
similarly to the Pt-Au in that the Au and Ag form a continuous
series of solid solutions and the resistivity increases drastic-
ally during heat treatment. This is in agreement with published
values for Ag-Au alloys. For example, Mott and Jones (ref. 21)
show the resistivity of a 50 atomic percent alloy to be 24 micro-
ohm-cm compared to 1.61 for pure silver and 2.44 for pure gold.
In general, experimental data on Cr-Ag-Au as compared to
Ti-Pt-Au, show that the Cr-Ag-Au resistivity after several
minutes of 450°C bakes is higher, and that Ag-Au interdiffusion
can occur as low as 350°C in a relatively short time. The initial
values of resistance in the Cr-Ag-Au system are higher than ex-
pected from known individual film resistivities indicating a
reaction has already taken place during deposition and subsequent
processing. Table 17 shows typical resistance changes obtained
on Cr-Ag-Au and Ti-Ag-Au. In both systems the Ag is effective in
preventing the Au-Si eutectic formation.
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TABLE 17.- Cr-Ag-Au AND Ti-Ag-Au RESISTANCE CHANGES
Cr-Ag-Au
1000, 6000 A (1)
Covered with a
passivating glass
Ti-Ag-Au
 o
2000, 8000 A (1)
(1) Au-Ag thickness
Initial
Micro-ohm-cm
4.2
4.0
After 1 Hour at
350°C
8
6
7
After 1 Hour
at 450°C
16
11
17
The Cr-Ag-Au system is not as thermally stable as Ti-Pt-Au.
However, with these limita'tions in mind, an excellent low temper-
ature system in Cr-Ag-Au has been developed (ref. 22) for metal-
lization of transistors.
Omitting the Au from the Cr-Ag-Au and Ti-Ag-Au increases
the thermal resistance stability as shown by the data in Table 18,
Note that after 2 hours at 450°C in air, neither the Ti-Ag nor
Cr-Ag had exhibited a large increase in resistance.
Air bakes cause some discoloration of the Ag surface which
may be due to oxidation. However, the small resistance change in
Ti-Ag indicates that the effect of the Ag oxidation is slight.
The discolored surface may present problems in wire bonding di-
rectly to the Ag film but in multilayer LSI work, the top metal-
lization could be overlayed with a thin Au film to facilitate
this operation.
The smaller change in Ti-Ag than in Cr-Ag shown in Table 18
is real and has been repeated several times. The small changes
in both Ti-Ag and Cr-Ag resistance up to two hours at 450°C indi-
cates that both may be combined as Ti-Ag-Cr or Cr-Ag-Ti and used
in multilayer LSI work. The top film of Cr or Ti would be used
to increase the adherence of the glass that is used to separate
the conductor levels.
TABLE 18. Ti-Ag AND Cr-Ag RESISTANCE CHANGES (1 mil x 54 mil)
Cr-Ag
2800, 6800 A
Ti-Ag
1500, 3500 A
Initial R
(ohm)
2.1
3.4
2 Hours at 450°C
air
3.9
2.9
4 Hours at 450°C
air
25
2.9
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Mo-Au and W-Au.- As additional composite metal systems, Mo-Au
and W-Au systems have been considered. In the Mo-Au system as
with the other refractory metal-gold systems the thickness of
the molybdenum film is considered critical. In one set of ex-
periments to investigate the thermal stability of the Mo-Au sys-
tem, the molybdenum thickness was varied from 500 A to 8200 A.
No resistance increases were found after four hours at 450°C,
provided the ratio of Au/Mo was greater than about 3/1 and no
interface mixing of the Mo and Au was used during deposition.
In films which had blended interfaces during deposition and thin
Au (1500 A" Au/2000 A Mo), the resistance increased 20-50 percent
after four hours at 450°C. Using relatively good vacuum of 10~6
to 10~5 torr and sequential deposition of the Mo and Au in the
same pump down, the Au to Mo adherence is excellent and no
interfacial blending is necessary to promote adherence. It has
been reported in the literature (ref. 23) that the thermal be-
havior of sputtered and electron-gun Mo covered with filament-
evaporated or low pressure triode sputtered Au are similar in
that no increases in resistance are observed. However, it was
noted that the low pressure triode sputtered Au had 2-3 times
the resistivity of the evaporated Au (ref. 23). The high Au
resistivity is attributed to scattering at grain boundaries.
The gold films contain extremely small crystallites due to a
large number of nucleation sites which are enhanced by the
sputtering mode of deposition. Using 2100 A of Mo prevents
Au-Si alloying at 450°C.
The Mo-Au and W-Au systems behave similarly in thermal sta-
bility tests even after 4 hours at 625°C. Any resistance change
was less than 5 percent and it usually decreased, indicating an
annealing effect. Tungsten is as effective as molybdenum as a
barrier metal.
Unfortunately, the adherence of both Mo and W to SiC>2 is
marginal, so an additional adherent layer is sometimes used.
Titanium has worked as an excellent "glue" for these materials.
Even with the titanium, the thermal stability of Ti (500 A)-Mo
or W (2000 A) and Au films is satisfactory. Data on typical
films are summarized in Table 19.
Ni-Au or Co-Au.- The behavior of these films is not similar to
any of the others discussed. A slight reaction between the
metals occurs; but tests show that after one hour at 450°C the
surface of the Au becomes discolored and the film is hard and
rough. This could make wire bonding difficult. In the case of
Ni-Au the nickel did not prevent Au-Si alloying.
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Resistance Change and Au-Si Alloying
Some fairly comprehensive data are summarized in Table 20.
Combining results from tests along with adherence properties and
fabrication difficulties indicates that no one system will meet
all requirements listed in the previous section.
TABLE 20.- SUMMARY, RESISTANCE CHANGE AND Au-Si ALLOYING
Metals Examined
Al
Ti-Pt
Ti-Rh
Ti-Pt-Au
Ti-Ag-Au
Ti-Mo-Au
Ti-Ag
Cr-Ag-Au
W-Au
Zr-Au
Nb-Au
Ni-Au
Co-Au
V-Au
Ta-Au
Cr-Au
Ti-Au
Mo-Au
Hf-Au
+ AR at 450°C
2 Hours
0
0
0
<50 percent
>100 percent
0
5-10 percent
>100 percent
0
<50 percent
<100 percent
<100 percent
<50 percent
>100 percent
<50 percent
>100 percent
>100 percent
0
<50 percent
Au-Si (1 hour at 450°C)
Alloying
No
No
No
No
No
Yes
No
Some
Some
Yes
Some
Yes
Yes
No
Some
In general, the systems which most nearly meet these re-
quirements may be separated into two groups:
1. Those destined for low temperature applications, e.g.
beam leads or plastic encapsulation
2. Metallization for systems requiring relatively high
temperature long processing schedules, LSI multilayer
systems.
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The combinations that could be useful as a substitute for
aluminum in these two groups are:
(a) For beam leads and plastics; Ti-Pt-Au, Ti-W-Au,
Ti-Pt, Ti-Rh and perhaps Ti-Ni-Au and Ti-Co-Au
(b) For multilayer LSI; Ti-Mo-Au, Ti-Pt-Au, Ti-Ag and
Cr-Ag.
Systems which may also be satisfactory to use for beam
leads and plastics include Ta-Au, Hf-Au and Nb-Au but so far an
etchant has not been developed that will etch these materials
without also attacking the silicon or SiC>2.
In the search for an alternate metallization system to re-
place aluminum, it readily becomes apparent that no alternative
single layer material conveniently satisfies all the necessary
requirements. Briefly these are:
1. Good adhesion to silicon and silicon dioxide
2. Satisfactory ohmic contact to silicon
3. Good conductivity-resistivity less than 10 micro-ohm-cm
4. Economical to use, i.e. easily deposited in thin films
and configured by etching.
In the previous sections, alternate materials were discussed;
they consisted of a refractory metal layer followed by a noble
metal which acts as the main conductor. One of the most satis-
factory substitutes consisted of a titanium layer followed by a
platinum barrier film between the titanium and an upper gold
film which acts as the primary conductor. Obviously, such a
composite film is more complex than aluminum to deposit and quite
difficult to etch, but the versatility of the new sputtering
techniques in both deposition and etching of metal layers has
significantly offset this drawback.
Furthermore, the excellent characteristics of refractory-
noble metal systems with respect to shallow penetration into
silicon, excellent resistance to deterioration in adverse environ-
ments and the greatly increased current carrying lifetime, as
compared to aluminum, makes their usage most attractive on high
frequency, high power devices and integrated circuits.
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CONTACT RESISTANCE
The amount of contact resistance and linearity of resistance
introduced by a metallization process is an important problem in
the successful fabrication of integrated circuits. This section
summarizes the results of contact measurements using metal layers
of Al, Cr, Mo, Ni and Ti; with and without a platinum silicide
layer on both N and P type silicon. The PtSi process used here
is similar to the process described in reference 20.
Experiments were conducted on N and P type silicon samples
with approximately 5000 A thermal oxide, photomasked and 4x5
mil contact areas spaced approximately 4 mils apart etched through
the glass down to the silicon. The various metals were deposited
by a filament evaporation, electron beam evaporation, or low
pressure dc sputtering.
The measurement technique included probing four adjacent
metallized pads, two with the DVM leads and two with the constant
current leads. The contact resistance as measured included the
effects of spreading resistance (ref . 2 4 ) . To check for non-
linearity, measurements were made at 10 and 100 mA. and visually
monitored on a transistor curve tracer. These results are shown
in Table 21 and represent the average from several runs.
Generally, values were reproducible to better than +25 percent.
The data of Table 21 shows that various metals have low
ohmic contact resistance on low resistivity n and p type silicon.
As the silicon resistivity increases, the contact resistance
increases, as does the nonlinearity. All of the metals exhibited
rectifying contacts on n type silicon above about 0.01 ohm-cm.
Although the contact resistance increases, the Al p-type silicon
contacts are ohmic at least up to 1 ohm-cm particularly after a
mild bake, (450°C - 10 minutes) . It is of interest to note that
this same heat treatment increases the contact resistance of
aluminum on n type silicon (0 .1 ohm-cm).
The use of Pt-Si is known to lower the contact resistance
regardless of the metal used, especially on mid-resistivity n
type silicon, where an order of magnitude reduction is obtained.
The resistance values for the various metals on PtSi-Si is al-
most independent of the metal used, suggesting that the potential
barrier is in the PtSi-Si region. An independent measurement of
the resistivity of PtSi shows that it is approximately 100 micro-
ohm-cm (bulk Pt = 10 micro-ohm-cm). For the areas of the con-
tacts used, this yields a figure of 10"^ ohms and therefore would
not be detected in these measurements.
In addition to lowering the contact resistance, the PtSi
yields ohmic contacts to higher silicon resistivity. For example,
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the Al-N-Si contacts rectify at 0.01 ohm-cm. This figure is
increased to approximately 0.05 ohm-cm for Al-PtSi-N-Si.
In the early use of platinum contacts it became obvious that
the silicon must be as free as possible of oxide and contaminants
if the platinum is to form the silicide. The platinum silicide
process used includes:
1. the deposition of platinum after a pre-ohmic etch,
with either an electron gun or sputtering.
2. Sintering at 600-700°C to form the silicide.
3. Chemically removing the excess platinum from the
SiO? masked surface.
Since platinum will not reduce the silicon oxide it is imperative
that silicon in contact areas be oxide free. If this is not the
case then the PtSi will not form.
TEMPERATURE STABILITY
Air bakes at 450°C for 15 minutes generally lower the con-
tact resistance (but rarely more than 50 percent) if the surface
is clean and proper shielding of the substrate is used during
the initial evaporation or pre-sputter. An exception to this
was aluminum on n-type silicon, where the resistance increased
25-50 percent during the bakes. In general, the changes were
less on PtSi units. Evidence of the stability of metal PtSi
contacts is shown in Table 22. These data compare the contact
resistance obtained on AlSi and Al-PtSi-Si contacts with heat-
treatment, and indicate the stability of the PtSi at elevated
temperatures. Other tests conducted, with MoAu on PtSi-Si con-
tacts, also showed extremely stable behavior on long term storage
at 250°C.
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CURRENT DENSITY
In this section various metal systems in use will be dis-
cussed as to current density capabilities and high temperature
operation reliability. In each case the results will be com-
pared to relative data on aluminum metallization.
Chromium-Gold
Some chromium-gold test results are given in Table 23.
Related groups are averaged to increase the sample sizes. The
mechanism of the chromium-gold failures was discussed previously
in reference to the thermally induced resistance rise. The
observed doubling of the conductor resistance in 500 hours at
about 220°C is in agreement with the self-diffusion energy for
gold, or about 1.8eV. Although the resistance rise occurred in
all samples, including those not carrying current, many of the
samples continued to conduct for many hours, although with
increased power dissipation. Eventually, burnout occurs. Glass-
ing of the chromium-gold system did not improve the life at the
lower current levels, but merely accelerated the resistance rise
mechanism by the elevated temperature processing.
Chromium-Silver-Gold
As indicated in the thermal testing section, the addition of
silver to the chromium-gold metallization improves the thermal
stability. Samples under discussion were prepared with 22 per-
cent silver by volume of the gold. The films were patterned and
glassed. The resistivity rose to 15 micro-ohm-cm for the en-
capsulated units. Current density tests at 2x10^ A/cm2 and 222°C
gave a mean-time-to-failure of 600 hours. A sample at IxlO^A/cm2
and 195°C gave an estimated mean-time-to-failure of 6700 hours.
These failures are both of the catastrophic open and the resistance
increase type. Since these samples have high resistivities, and
were glassed, a direct comparison with the chromium-gold binary
system is difficult. However, it appears that there is a sig-
nificant improvement in the lifetime over the chromium-gold
system, although the mechanism of failure is similar.
Titanium-Gold
The titanium-gold metallization results have been promising
at current levels greater than 2xl06A/cm2. A study of the
titanium-gold metallization system and its thermal stability was
presented previously. This revealed a potential failure mech-
anism for the titanium-gold system as a resistance increase,
followed by a burnout in a localized area. This failure mode
appears similar to that seen in about 500 hours with the chromium-
gold system and about 7000 hours with the molybdenum-gold system.
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The titanium-gold data is given in Table 24. There appears
to be a strong dependence on initial resistivity, and therefore
on the titanium thickness. Films with approximately 6.5 micro-
ohm-cm resistivity are characterized by about 1000& of titanium
and good high current performance. Lifetimes of 19,000 hours at
IxlO5 A/cm2 and 7,500 hours at 2xl06 A/cm2 are indicated. At
higher current densities, the lifetimes are greatly reduced.
The distribution of the failure times are shown in figure 20.
From these results, the titanium-gold system on Si02 continues to
show promise as a low temperature system, if the titanium thick-
ness is less than 100OA. However, these thin titanium layers are
inadequate to prevent alloying of the gold with exposed silicon,
if elevated temperatures (>370°C) are involved. This limitation
of the titanium-gold system was discussed earlier.
TABLE 24.- TITANIUM-GOLD HIGH CURRENT TEST DATA
Sample
1-5
1-4-2
2-4-2
1-10
1-4-1
2-4-1
Resis-
tivity
(micro-
ohm-cm)
6.5
8.5
8.5
6.5
8.5
8.5
J x 106
0.98
1.56
1.58
1. 88
2.9
2.91
T(°C)
179
153
176
193
186
243
Fraction
Failed
4/10
4/7
9/9
8/10
10/10
10/10
Total
Test (Hrs.)
91,300
20,240
7,650
68,680
19
21-1/2
50%
MTF
20 ,000
5,300
760
7,800
1.7
2.0
Titanium-Platinum-Gold
The initial thermal and high current density tests of the
titanium-platinum-gold films have indicated a need to study the
thickness effects in this system more completely. A sample of
etched titanium-platinum (3500A) was coated with evaporated gold
to a total thickness of SOOOA. The titanium thickness was
estimated to be 2000A. Initially, the resistivity was 4.4 micro-
ohm-cm. However, after gold backing and mounting, and encap-
sulation, the resistance had risen such that the resistivity was
4.8 micro-ohm-cm. In order to gather information, titanium-
platinum-gold samples were placed on test at current densities
even higher than normal. Also samples were sputter-etched from
a film of 3500A1 titanium-platinum, with a gold layer of 2,220A.
The initial resistivity was 6 micro-ohm-cm, but after processing
and encapsulation, the resistivity had risen to 8.9 micro-ohm-
cm. The ambient temperature for these high current tests was
125 C. The results are shown in Table 25. The l.SxlO6 A/cm2 and
higher current density samples showed primarily a resistance rise
prior to failure.
53
8000
6000
O
X
4000
2000
1.9 x I0$ A/cm2 p = 6.5/i ft/cm
SAMPLE 1-10 MTF = 7.800 HOURS
l . 6 x ! 0 6 A / c m 2 /> = 8.5/i fl/cm
MTF = 1,050 HOURS
2.9 x I06 A/cm2 ^>= 8.5/i H/cm
MTF ~2 HOURS
0.01 10 20 30 40 50 60 70 80 90 95 98 99 9999
Figure 20.- Distribution Plot of Titanium-Gold Failures at 175°C
Ti-Pt-Au Total Thickness (9000A) Normalized Resistance as a
Function of Time on Test at 3.5 x 106 cm2 and 225°C
TABLE 25.- TITANIUM-PLATINUM-GOLD HIGH CURRENT DATA
S amp le
4-3
4-4
4-5
4-2
4-1
Resis-
tivity
(micro-
ohm—cm)
8.9
8.9
8.9
4.8
4.8
J x 106
A/cm2
0.9
1. 8
2. 4
3.5
6.3
T(°C)
170
190
271
225
625
Fraction
Failed
3/8
6/10
6/7
10/10
10/10
Total Test
Hours
17,606
16,314
3,710
494
-
50% MTF
Hours
4,600
2,400
550
45
1/2
The high current results are in agreement with the thermal
studies. Figure 21 shows the resistance increase as a function
of time for a typical sample at 3.5 x 106 A/cm2 and 225°C. This
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Figure 21.- Ti-Pt-Au Total Thickness (9000&) Normalized Resis-
tance as a Function of Time on Test at 3.5 x 106A/cm2 and 225°C
film consisted of about 3500$. of titanium-platinum and 4500A of
gold. The adjacent 1-mil conductor (no current) showed no sig-
nificant change in resistance. In a 6.3 x lO^A/cm2 test, where
the film temperature was 500°C, the adjacent conductor (no
current) showed a 4.5 percent increase in resistance, although
the test was less than 1/2 hour in duration. Examination of the
ohmic failure at 3.5 x 10^ A/cm2 showed a very roughened surface.
The edge around the gold pattern is the titanium-platinum layer,
which was left slightly wider than the evaporated gold. This
sample showed an ohmic increase as would be predicted by the 450°C
thermal tests.
Although these tests were not as complete as those of the
other metallizations, they indicate a resistance mode of failure
may be induced in Ti-Pt-Au at elevated temperatures and/or high
current densities.
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Molybdenum-Gold
Considerable data on the molybdenum-gold system is shown in
Table 26. This metallization appears to be the most promising to
date. The results show that good reliability is obtained at ~
175°C ambient temperature and current levels up to 2 x 10^ A/cm .
At higher current levels, the lifetime is higher than for the
other metallizations. The glassing does not appear to significantly
increase the lifetime on the high current tests. The failure
mechanism appears in the long life samples as a resistance in-
crease. Opens have occurred within the first 200 or so hours of
operation of samples at low temperatures (185°C), and low current
densities. At higher temperatures (>185°C), the characteristic
failure mode is characterized by a doubling of resistance in about
7,000 hours. Analysis of the five long life groups gives a
sample of 50, with 2 opens occurring at 28 and 200 hours. The
rest of the failures have been ohmic (resistance doubling). The
distribution of these failures is shown in figure 22. A typical
resistance failure is shown in figure 23.
Each sample consisted of a chip mounted in a TO-5 can with
both a 1/2 and a 1 mil wide conducting strip wired to the pins.
The first tests were on the 1/2 mil lines. Following the failure
of the 1/2 mil conductor, the resistance of the 1 mil conductor
was verified. Following the verification of the 1 mil lines, the
samples are often returned to the test sockets, using the 1 mil
conductor. The applied voltage and external load resistors were
the same as used for the 1/2 mil test, so the current through each
test conductor was about the same as before, but the current
density is about half the first test value. The load resistors
were generally at least ten times the resistance of the test
conductor, to minimize the current density variation due to sam-
ple resistance changes. Each test was started after a 24-hour
.preheat before applying current to the samples. The current was
increased slowly over a several minute period to the desired
value.
One sample of evaporated molybdenum-goId in the tests at
150 C oven temperature showed an early increase in resistance.
This molybdenum-gold conductor, 1 mil wide x 54 mil long initially
showed a higher than normal resistance (7.35 ohms vs 5.91 ohms).
This sample showed an increasing resistance during the early
portion of the test, and doubled its resistance in about 28 hours.
The other eight samples of this group did not show this change.
However, the average temperature for the group was 247°C, while
this particular device operated initially at 260°C, due to its
higher resistance. As the resistance increases, the current falls
slightly, and the temperature rises. The resistance and the cal-
culated temperatures of this sample during the first 60 hours of
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Figure 22.- Distribution Plot of Molybdenum-Gold Failures
at 175°C and 2 x 106 A/cm2
1440X
Figure 23.- Molybdenum-Gold Failure at 2 x 106 A/cm2
No. 1-86 Initial Resistance = 21.2 Ohms, Resistance
at 4200 Hours = 96 Ohms
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test are shown in figure 24. When this device was opened for
inspection, it was discovered that the die was bonded poorly to
the header, which would reduce the thermal transfer to the
header, raising the sample temperature considerably above the
estimated values based on a good thermal transfer. The 1/2 mil
strip showed a normal gold burnout failure occurring under the
silicate glass (figure 25). The 1 mil strip showed a large area
of missing or spotty gold under the cracked glass. Some of the
500
400
UJ
<r 300
200
100
4IO°C 1.36 x IOS A/cm2
328°C
-275'C
260°C
1.87 x I06 A/cm2
10 20 30 40
TIME IN HOURS
50 60
Figure 24.- DC Resistance of Moly-Gold 1-mil Strip
(#2-81) as a Function of Time at 1.96 x 106 A/cm2 -
Estimated Film Temperature 247°C (average)
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gold appeared as raised areas above the intact molybdenum film.
This failure is therefore attributed to a higher than normal
operating temperature caused by the high initial resistance and
a poor die bond to the header. This elevated temperature caused
a premature failure of the 1 mil conductor with a doubling of
resistance in 28 hours (figure 26).
Figure 25.- 1/2-Mil Conductor
Failure Sample 2-81 Failed
<5 Minutes at 3.5 x 106A/cm2
Figure 26.- 1-Mil Conductor
Failure Sample 2-81 Initial
Resistance 7.35 Ohms, failed
28 hours at 1.9 x 106 A/cm2
Two failure modes have been indicated. The failures which
occur early in life or at elevated current levels are a cata-
strophic burnout failure, with no resistance rise prior to fail-
ure. The samples not carrying current and at 175°C have not
shown any measurable resistance increase in over 10,000 hours of
test. However, samples at 2 x 10^ A/cm2 and 175°C ambient have
shown a failure mode characterized by a doubling of resistance in
about 7 ,000 hours.
The increased resistance leads to higher dissipation and
ultimate failure from localized high temperature areas. The
sample at 1 x 10 A/cm showed only a slightly longer life than
the 2 x 10° A/cm2 group. The distributions of the failure times
are shown in figure 27. The 10^ A/cm2 group had a large number
of failures at about 7 ,200 hours, with a few earlier failures.
Examination of the 7,250 hour failures showed an extensive and
very uniform loss of the conductors. The appearance and dis-
tribution of the failures was suggestive of a wear-out mech-
anism, occurring uniformly at about 7 ,200 hours. A typical
failure is shown in figure 28.
This mechanism is the formation of an intermetallic material
with a high resistivity, leading to catastrophic failure over a
60
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Figure 27.- Distribution Plot of Molybdenum-Gold Failures
at 175°C and 1 or 2 x IO6 A/cm2
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Figure 28.- Sample 1-15. Molybdenum-Gold
Failure -7000 hours 175°C 1 x IO6 A/cm2
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short period of time. The estimated temperature coefficient for
this reaction is about 1.8 eV, in agreement with the gold self-
diffusion value. The lack of any detectable resistance rise in
conductors adjacent to the test conductor indicated that little
or no reaction occurs at 175°C in the absence of the current
flow. At high current levels, this reaction mechanism leads to
failure at somewhat shorter times, although these tests have
indicated that at 2 x 106 A/cm2, the molybdenum-gold system has
the longest life of the systems tested.
Summary of Current Density Tests
r c ^
The lifetimes of Al films at J = 10 , s x 10 A/cm and
175°C are 780 and 20 hours, respectively. These values are
similar to the results reported by Blech, et al ( ref . 2 5 ) , and
to the results obtained by Black (ref. 3) on small-to-medium
crystallite size aluminum films.
The aluminum failures occur as a catastrophic opening of
the conductor, appearing as either a crack or melted region. No
resistance increases were detected prior to failure. Table 27
summarized the results from all tests.
Assuming that the temperature coefficient (or activation
energy) of the electron current migration reaction is associated
with the self-diffusion energy, the use of gold systems were
expected to provide considerable improvement. The activation
energy for gold would be about 1.8 eV, which should give a factor
of 100 improvement in lifetime over aluminum in the temperature
range of the experiments. In practice, a significant improve-
ment is found.
In a previous section the chromium gold-system has been
found to have a failure mode involving the formation of a high
resistance intermetallic compound. The chromium-gold metalliza-
tions underwent a resistance rise during the processing and con-
tinued during current tests. The samples doubled in resistance
in about 500 hours at 2 x 106 A/cm2 and 175°C ambient. Although
the resistance rise occurred in all samples, including those not
carrying current though not necessarily as great; many of the
samples continued to conduct for many hours, but with increased
power dissipation. Eventually burnout occurred.
The titanium-gold system has properties similar to those of
the chromium-gold system. There is a resistance increase in the
thermal treatment, and this has also been observed in the high
current studies. However, it appears at a much later time, and
the mean-time-to-failure at 2 x 106 A/cm2 and 193°C is approx-
imately 7 ,500 hours. A sample at 106 A/cm2 and 179°C had an
indicated mean-time-to-failure of 19,000 hours. However, the
lifetime is sensitive to the resistivity of the sample, and the
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TABLE 27.- CURRENT DENSITY TEST RESULTS
Al
Cr-Au
Ti-Pt-Au
Mo-Au
Ti-Pt-Au
Current
Density J
106 A/cm2
1.0
2.0
1.0
2.0
0.98
1. 88
1.0
2.0
0.9
1.8
Resis-
tivity
(micro-
ohm- cm)
4.7
4.4
7.8
7.6
6.5
6.5
4.2
4. 4
8.9
8.9
Average
Temperature
167°C
185°C
195°C
219°C
179°C
193 C
177°C
194°C
180°C
190°C
50%
MTF (hours)
780
19
13,500
1,500
20,000
7,800
6,700
5,250
4,600
2,500
higher resistivity samples have a reduced lifetime. At 2 x 10^
3 x 106 A/cm2
 and 210°C the life was only 1.9 hours.
0
The Ti-Pt-Au samples ^ere from a lot which had only 2,000 A
gold deposited over 1,500 A Pt. From the thermal tests dis-
cussed in a previous section, this combination of thickness in
Au-Pt is expected to exhibit a thermally induced resistance
increase. Even though the current density samples were not of
optimized thickness, the lifetime was longer than 2,500 hours at
1.8 x 106 A/cm2.
The extended lifetime of the Au based systems is further
exemplified by the data on the MoAu samples. Even at 2 x 10°
A/cm^, the lifetime of the MoAu samples exceeded 6,000 hours.
The current density studies reported here on the Au based
systems were not designed to be as intensive as those reported
on aluminum (ref. 3). Consequently, the results do not nec-
essarily indicate that Au migration is a predominant failure
mode in the metal Au systems tested. The intended result of
qualitative comparison in lifetime was accomplished, and shows
that the Au based systems are capable of lifetimes of 10 to 100
times longer than aluminum at a very high current density.
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MULTILAYER METALLIZATIONS
In the study of metal-dielectric-metal-multilayer films,
not only is the behavior of the metal film itself important, but
also the adherance of the deposited glass layers and the possible
effect of the glass deposition cycle on the metal films them-
selves. Of considerable significance is the resulting etching
characteristic of the glass when opening "via" holes down to the
underlying conductor patterns.
A preliminary evaluation of multilayer processing with
various metallizations was conducted in a series of tests to
determine the compatibility of each metallization with specific
glass processing steps.
The control for the thermal tests of multilayer systems con-
sisted of six aluminum metallizations that were combined with six
glass combinations. The glasses were as follows:
(!)• 60000A sputtered quartz
(2) 500 A sputtered quartz plus 6000-8000 A pyrolytically
depogited
(3) 500 A sputtered quartz plus 6000-8000 A low temperature
hydrolyzed SiCl4 glass
(4) 6000-8000 X low temperature hydrolyzed SiCl4 glass
(5) 6000-8000 & pyrolitically deposited Si02
(6) 500 A low temperature hydrolyzed SiCl4 glass plus
6000-8000 A pyrolitically deposited
Most of the aluminum metallizations showed some deteriora-
tion at least after 18 hours at 450°C. The aluminum metalliza-
tions that showed little change unprotected were compatible with
all glasses and combinations. These were the ultra-high vacuum
metal deposition with a high substrate temperature, and an
aluminum- silicon metallization. The normal tungsten filament
evaporated aluminum and the low temperature substrate deposition
from a BN boat were generally poor, although the glasses showed
some protective action. There appeared to be little advantage
to combining the sputtered quartz and the low temperature glass.
However, the thin sputtered quartz had a beneficial effect when
the high temperature glass was applied. The sputtered quartz
single layer also had a beneficial effect. The Si02 with its
high (425°C) deposition temperature was unsatisfactory on these
"poor metallizations". The combination of thin low temperature
glass followed by the Si02 had little advantage over the single
Si02 layer. Two aluminum metallizations which would othersie
show thermal deterioration, showed promise when used with glass
over-coatings. These were a tantalum filament evaporated alum-
inum and the sputtered aluminum. Both of these were compatible
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with most glass combinations. The sputtered film showed a high
resistivity and earlier tests showed cases of severe "nuggeting"
Therefore, the tantalum filament evaporated aluminum was
chosen as a reference metallization. This material showed
deterioration when unprotected, but was greatly improved by the
use of any of the glass combinations. (See figures 29 and 30).
(1000X) (1000X)
Figure 29.- Aluminum (Tantalum Figure 30.- Aluminum (Tantalum
Filament Evaporation) after 18 Filament Evaporation) and Si02
Hours at 450°C in Air after 18 Hours at 450°C in Air
The higher temperature Si02 operation caused some mild deteriora
tion of the metallization, which was reduced when an initial thin
layer of sputtered quartz or low temperature glass was applied
prior to the Si02 operation. All the glasses adhered to the
aluminum metallizations and no cracking, or loss of glass was
noted.
Molybdenum-gold and molybdenum-goId-molybdenum films were
prepared using 2000 A of molybdenum, 4000 A of gold, and, in
some cases, 200 A of molybdenum as a top layer. The compatibility
of the metallization with various glassing processes was checked
by depositing a layer of glass over the patterned metallization
before the thermal tests. The evaporated molybdenum-gold and
molybdenum-gold-molybdenum films, sputtered molybdenum-gold, the
referenced metal aluminum and a titanium-gold film were rated
for compatibility with the various glasses in Table 28. There
were cases of cracked glass and poor adherence, as indicated in
the table.
The unprotected films varied in performance. The aluminum
showed mild deterioration starting in 1/2 hour at 450°C. The
deterioration of the molybdenum-gold films was varied.
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TABLE 28.- COMPATIBILITY RATING OF THE VARIOUS METALLIZATIONS
AND GLASSING COMBINATIONS
Glass
Metal
Aluminum
Evaporated
Evaporated
Ti-Au
Evaporated
Mo-Au
Evaporated
Mo-Au-Mo
Sputtered
Mo-Au
None
2-1
1-1
3-4
1-1
1-1*
3-4
Sputtered
Quartz
3-4
2-3*
3-4*
**
3-4*
Sputtered
Quartz +
Low Temp
Glass
3-4
**
**
**
3-4*
Sputtered
Quartz +
Si02
3-4
**
**
**
1-2*
Low Temp .
Glass
2-4
2-3*
3-3*
2-3
1-3*
Si02
3-4
2-3
3-4
3-4
3-4
Cracked glass and poor adherence
Sample not available
+ Thin gold top layer plus thick interface zone
**
Level-Time Rating
Level 1 = Severe Degradation
2 = Mild Degradation
3 = Little or no Degradation
Time 0 = During Processing
1 = in 1/2 hour at
450°C
2 = in 1 1/2 hours at
450°C
3 = in 18 hours at
450°C
4 = Little or no de-
gradation in 18
hours
Molybdenum-gold-molybdenum films showed a detrimental effect
after only 1/2 hour at 450°C. A similar result was observed
with molybdenum-goId films in which the top layer was extremely
thin (1000 A) and, also, if a thick interface was used between
 o
the molybdenum and gold. It had been shown that at least 2000 A
of molybdenum are necessary to prevent the alloying of the gold
to exposed silicon. It had also been noted that th^re is a
dependence of the gold thickness. The use of 1000 A of gold is
necessary gor satisfactory wire bonding, and these tests suggest
that 6000 A of gold are needed to prevent deterioration of the
metallization on the long high temperature bakes. This could be
explained by the assumption that oxygen is diffusing through the
gold layer, reacting with the molybdenum film and promoting the
deterioration observed. The use of the heavier gold film pre-
sents no difficulties.
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Molybdenum films showed good stability after 18 hours baking
at 450°C in air. These films were not protected by a glass over-
coat and were deposited by sputtering onto a thermally oxidized
substrate. Dark edges are observed along the molybdenum-gold
films due to oxidation of the molybdenum out from beneath the top
gold layer, a frequently observed mode of deterioration unless a
glass passivation overcoat is used. If the top gold is thin and
a heavy interface is used, the deterioration becomes quite severe
even though a glass passivation is used. (See figure 31.)
Cracking of the glass layer was seen with the gold top
layers and sputtered quartz, sputtered quartz plus low tempera-
ture glass, sputtered quartz
plus Si02 and the low tem-
perature glass. The only
glass adhering to the gold
(either evaporated or sput-
tered) was the Si02 (even in
this case adherence to larger
areas of gold was marginal).
The films with the SiC>2
showed little or no deteriora-
tion in 18 hours at 450°C.
The deterioration noted in the
cracked samples originated
around the exposed metal area
further suggesting that the
(1520X)
diffusion of oxygen through
the gold or glass is a prob-
able mechanism.
Figure 31.- Sputtered molybdenum-
Gold Film and Low Temperature
Glass After 18 Hours at 450°C in
Air (Thin Gold Layer)
The above action is not
surprising. Gold when de-
posited upon glass substrates
does not adhere well, and
glass deposited upon gold should behave similarly. The adhesion
in this case will be enhanced by the surface roughness or texture
of the gold film. The Si02 adhesion, however, is improved because
this passivation is deposited by vapor or gas plating. In this
method, corrosive constituents are reacted at an elevated tempera-
ture at the surface of the substrate. No doubt a certain amount
of reaction between the gold and one or more materials in the
vapors does occur before the actual glass layers start to form,
resulting in an improved metal-to-glass bond.
The molybdenum-gold-molybdenum film showed interesting prop-
erties. If the film is heated at 450°C with the top molybdenum
layer exposed to air, the sample deteriorates as expected. This
deterioration carries through to the intermediate gold layer. If
the top molybdenum film is removed before the baking, the results
Note: The term SiC>2 refers to gas vapor deposited material.
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are similar to those with the two-layer metallization. The glass
adherence of both the low temperature glass and the Si02 to the
three-layer metallization was excellent, which justifies the
additional molybdenum layer. There was no visible deterioration
under the low temperature glass at 1 1/2 hours, but after 18 hours
at 45QOC there appeared a mild deterioration similar to that
occurring in the exposed areas. The sample passivated with Si02
showed no deterioration under the glass (see figure 32) during
the 18 hour test. The severe deterioration in the exposed pad
occurred between 6 and 18 hours at 450°C in air. This sample
had a molybdenum thickness of about 2000 A and a gold layer of
about 3000 A. Samples with 6000 A of gold did not show this
deterioration even after 18 hours.
Etched Pad Area
to Left, Glassed
Area to Right
(1520X)
Figure 32.- Evaporated Molybdenum-Gold-
Molybdenum Film and Si02 after 18 Hours
at 450QC in Air
The bulk resistivity of the samples was individually checked
during the test, when the chip was of adequate size for convenient
probing. The aluminum film had a resistivity of 3.0 micro-ohm-
cm throughout the test. The evaporated molybdenum-gold films had
resistivities of 7.7 and 8.0 micro-ohm-cm. Again, little change
was seen during the thermal tests. The molybdenum-gold-molybdenum
film had an initial resistivity of 9.3 micro-ohm-cm to be com-
pared with the 8.9 micro-ohm-cm for the two-layer metallization.
Again, little change was seen during the baking. The sputtered
molybdenum gold showed an apparent resistivity of 21.7 micro-ohm-
cm (because of a thin gold layer) with no change in resistivity
during the baking.
o
Titanium-gold films of 1000 A of electron beam evaporated
 0
titanium and evaporated gold to a total thickness of 4000-5000 A
were included in the glass compatibility study. The unprotected
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film deteriorated rapidly and completely in the air bake at
450°C. The edges of the film showed little or no deterioration.
The edge was apparently an intact gold film which was undercut
during the titanium etch (see figure 33).
Both the sputtered quartz and the low temperature glass
showed cracking on this metallization, with severe deterioration
of the exposed metal, and mild deterioration of the protected
areas. The Si02 film did not crack and the protected metal showed
little or no deterioration in three hours and mild deterioration
in 18 hours (see figure 34).
(1520X)
Figure 33.- Titanium-Gold Film
after 18 Hours at 450°C in Air
(l')20X)
Figure 34.- Titanium-Gold Film
and Si02 after 18 Hours at 450°C
in Air
The titanium-gold film had an initial resistivity of 3.4
micro-ohm-cm with no significant increase on baking. This is
surprising, in view of the obvious visible deterioration of the
film in many cases. However, the average measured resistance of
the 1/2 mil x 54 mil line before glassing was 18.8 micro-ohm-cm
and, after glassing and baking, 1 1/2 hours at 450°C, the value
was 19.2 micro-ohm-cm.
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MULTILAYER TEST VEHICLES
A section of the miltilayer test vehicle used in this work
is shown in figure 35. Cross section photomicrographs taken
with normal right-angle cross-sectioning shows little detail in
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Figure 35.- Multilayer Structure
the multilayer structure. An example is shown in figure. 36. By
cross-sectioning at approximately 5°, a ten-fold expansion of the
metallization is obtained. An example of this technique is shown
in figure 37. This is an angle cross-section taken at 1200X of
the multilayer vehicle, cutting through a small "via" hole. In
this example, the bottom molybdenum was 1000 A, with 1500 A" of
vacuum-deposited gold. An additional 2500 A of gold was vacuum-
deposited onto this layer before patterning. A layer of 6000 A
of silicate glass was deposited over the patterned bottom layer,
and the "via" holes etched in the glass layer. A second metal-
lization of molybdenum-gold is deposited, followed by a top
silicate glass layer. This is shown schematically in figure 38.
The thin molybdenum layer on the top of the bottom gold layer is
sometimes omitted. It serves as an indicator for judging the
etching of the "via" holes and improves the glass adherence when
used. Another angle cross section is shown in figure 39.
This multilayer vehicle using molybdenum-gold-molybdenum-
glass-molybdenum-gold-glass layers was subjected to the 450°C air
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15 COX 1200X
Figure 36.- Normal Cross Section Figure 37.- 5 Angle Cross Sec-
of Multilayer Molybdenum-Gold- tion of Multilayer Molybdenum-
Glass -Molybdenum- Go Id- Glass Gold-Glass Molybdenum-Gold
- S I L I C A T E GLASS «OOO 1
• COLO ~ 2900 1
- MOLTIOCNUM ~ I5OO 1
- SILICATE G L A S S «000 f
UOlvBOtPIUH 00-300 I
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WOLVtOCNUM *• I9OO I
S i 0 2 "• IO.OOO I
Figure 38.- Schematic Representation of
of Molybdenum-Gold Multilayer Test
Vehicle
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bake for 12 hours with no
physical deterioration seen
in any layers or areas. No
significant resistance
changes were seen in the con-
ductor strips, and the con-
tact through the "via" holes
between the alternate con-
ductors was found to have
negligible resistance. The
series resistance through
the 200 "via" holes was 8
ohms, which was nearly the
value of a solid conductor of
the same length. The voltage
breakdown between the isolated
metal layers was greater than
400 volts.
Two additional photo-
graphs (figures 40 and 41)
show the stability of a
mo lybdenum-gold-Si02~glass-
molybdenum-gold multilayer
structure after 450°C air
baking. The various com-
ponents in this structure
were shown in the diagram of
figure 35. The photographs
show that little or no
deterioration has taken place at one hour at 450°C; however, after
18 hours, the top layer of molybdenum-gold that has the SiOo as a
substrate has undergone severe deterioration. The large "via"
holes are degraded completely, undoubtedly because the Si02 edge
closely surrounds the molybdenum-goId in the "via" hole. It is
important to note that the bottom layer of the molybdenum-gold
deposited upon thermal oxide and covered with Si02 has not
deteriorated during baking.
In other parameters these multilayer structures are satis-
factory, as they show very low contact resistances between the
layers and few if any shorts between the layers.
Figure 39.- 5° Angle Cross Sec-
tion of Multilayer Molybdenum-
Gold-Molybdenum-Glass-Molybdenum-
Gold-Glass
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(375X)
(375X)
Figure 40.- Molybdenum-Gold-Si02-
Glass-Molybdenum-Gold Multilayers
after 1 Hour at 450°C in Air
Figure 41.- Molybdenum-Gold
Multilayer Si(>2 Structure
After 18 Hours at 450°C in Air
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FINE LINE PATTERNING
Of no small consideration are the difficulties encountered
in patterning single layer or multilevel metallization on sili-
con integrated circuits. The conductors considered so far
involved the etching techniques suitable for patterning lines
9.5 mil (12.5 microns) or larger. A typical metal pattern chosen
has lines 1,2,4 and 5 microns wide and with spaces of 3 microns
or greater and is shown in figure 42. The die dimension is about
20 mils.
The first attempt to etch
this pattern in conventional
aluminum metallization (6000 A
of evaporated metal) showed
that with the normal KMER*
photoresist techniques the
center portion of the pattern
could not be defined. The
pattern was not resolved in
the developed photoresist, and
therefore, was not reproduced
in the etched metal. Exposure
and development variations
were not successful. However,
when a change in the resist
was made, decreasing the film
thickness by dilution of the
resist, and other modifica-
tions, the pattern was faith-
fully reproduced in the
development resist pattern.
Using this modified resist, it
was possible to pattern the
aluminum interconnect metal.
The fine-line pattern has
been reproduced consistently
in aluminum, and chromium-0
aluminum films up to 6000 A
thick, in chromium-gold,
titanium-gold, molybdenum-
go Id-molybdenum, and chromium-copper films of 6000 A total thick-
ness and in chromium films <1000 A thick. Although it is diffi-
cult to evaluate the ease of etching each metallization on the
basis of a limited number of samples, the chromium-gold system
appeared the most difficult to pattern successfully, with
titanium-gold next in difficulty. The aluminum-chromium, and
molybdenum-gold films were patterned with little difficulty.
However, in the molybdenum-gold films, those that were sputtered
L25X
Figure 42.- Interconnect Metal
Mask
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generally gave more problems than those that were evaporated.
Even in the most difficult cases, the 3 micron lines were always
retained. Many of the 1 micron lines were etched successfully,
but were lost in subsequent cleaning and removal of the resist.
The problem is minimized by substitution of a gentle TCE rinse
for the normal TCE spray cleaning.
The normal photoresist retains the exposed portions, and the
unexposed area is removed in the development. In some processes,
it is convenient to use the Shipley AZ 1350 Resist, in which the
exposed portion is removed by the development step. Using
Shipley AZ 1350 Resist the fine-line pattern has been consistently
reproduced.
With the increased complexity and fine-line geometry of the
test patterns being used, the difficulties of consistently
patterning a complex metallization became more apparent. Spe-
cifically, the use of the present multilayer test pattern has
disclosed photoresist problems. The difficulty, generally, is
seen with the use of a vigorous etching solution, usually heated,
and appears in the form of lifting photoresist toward the end of
the etching process. While no definite conclusions have been
possible, several tendencies have been noted. First, the final
bake time and temperature are critical for these complex patterns.
Inadequate postbake, after development, commonly causes poor
adherence. There has also been a tendency for more adherence
problems with the molybdenum top coated metallizations, especially
where the molybdenum is thicker than a few hundred angstroms.
This problem is probably due to the undercutting of the resist
during the etching of the thicker bottom molybdenum layer. How-
ever, the use of controlled etching conditions has, to a large
degree, eliminated any serious problems. A common cause of
difficulty is the use of molybdenum etch at too low a temperature,
resulting in an excessive etching time. The etching step for the
bottom 2000 A of molybdenum should not be much greater than 15
seconds, and never longer than 30 seconds. After etching, a rapid
and complete rinsing in deionized water is necessary. With an
adequate postbake (30 minutes at 180°C for the resist used in
this experiment), there has been little adherence problems. How-
ever, it has occasionally proved difficult to completely remove
the resist from the water. The use of an acetone rinse, 15
seconds in hot J-100 (photoresist remover), followed by a second
acetone rinse, and another 15 seconds in hot J-100 has proven
satisfactory in even the most difficult cases. The wafer is then
cleaned by an acetone rinse, and TCE sprayed.
Before any further processing, the wafer is rinsed at least
30 minutes in deionized water. Before metallization steps, a
5 second dip in very dilute (40-1) buffered HF etch, followed by
a deionized water rinse is performed. This produced wafers which
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wet evenly when removed from the final water rinse. Any tendency
of uneven wetting necessitates additional cleaning before metal-
lization.
Using these procedures, successful multilayer metallizations
have been completed. A cross section of one is shown in figure
43. This is taken at 300X after an angle cross section has been
polished.
It will be noted that
the top gold is the same
width as the molybdenum
stripe, showing no significant
undercutting of the top metal-
lization. The bottom metal-
lization is best shown in
figure 44 at 1200X. This
shows the bottom molybdenum
and the gold layer quite
clearly; again there is no
evidence of undercutting.
The top molybdenum appears
as the brown film, smaller
in width than the gold. This
brown film forms during the
glassing operation (425°C-
oxidizing atmosphere). Before
glassing, microscopic exam-
ination showed no exposed
gold at the edges of the 1.5
mil strip.
-300X
Figure 43.- 5° Angle Cross Sec-
tion of Multilayer Molybdenum-
Go Id-Molybdenum-Glass-Molybdenum-
Gold-Glass
To show that under-
cutting can indeed occur,
figure 45 shows a 400X
photomicrograph of a 2 mil
line patterned in a
molybdenum-gold metallization.
Scratching the top gold layer
clearly shows the undercut
molybdenum layer. When this
is observed, it is generally not uniform across the wafer, but
appears to be most pronounced in the outer portions of the wafer.
The difficulties encountered are not limited to the
molybdenum-gold system, but are characteristic of the processing
of all the single and multilayer films. An attempt to etch a
2 mil line in a 3 microns thick aluminum film is shown in
figure 46. This resulted when the normal aluminum etching pro-
cess was used on this "thick" film. It demonstrates the pro-
blems of etching a film which is only 1/16 as thick as the
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width of the patterned line. The etching of these thick films
may be avoided in the gold systems by etching only a thin layer,
then plating additional gold on the patterned wafer.
Figure 44.- 5° Angle Cross
Section of Multilayer
Molybdenum-GoId-Molybdenum-
Glass Molybdenum-Gold-Glass
ll 'OOX
AOOX
Figure 45.- Photomicrograph of
Scratched Molybdenum-Gold Metal-
lization - Line 2 mils Wide
Figure 46.- Photomicrograph of
Poorly Etched 3-micron Aluminum
Film - Line 2 mils Wide
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SPUTTER ETCHED SEMICONDUCTOR CONTACTS
One of the more recent but well-known techniques of deposit-
ing thin films in which high energy (500 eV) ions bombard a
target of material is known as sputter deposition. By means of
momentum transfer from the bombarding ions, material (atoms) is
removed from the source and deposited on the substrate to form
a thin film. Sputter etching uses the same technique of ion
bombardment but by proper selection of masking materials, the
films are selectively removed to delineate thin film contact.
This technique has been used in etching Cr-SiO cermet resistor
films (ref . 26) . Small emitter openings have been etched in
Si02 (ref . 26) and Pt in the beam lead metallization ( ref . 2 0 ) .
The purpose of the work reported here is to see just how practical
this method of etching is and to determine if it might be adapt-
able to production type processes.
Semiconductor contacts are usually delineated by a photo-
resist mask and chemically etched. This technique works well
for a wide variety of materials and definition can be achieved
of about 0.1 mil lines and spacing. In some particular applica-
tions such as thicker ( 1 micron) aluminum or an extremely
difficult-to-etch combination of metals, e.g. , Ti-Pt-Au, chemical
etching has several disadvantages. In the Ti-Pt-Au system, the
etchant used to attack the Pt readily etches and undercuts the
gold.
Typical equipment used in sputter etching consists of an
r-f sputtering unit depicted in figure 47. The sputtering
fixtures are mounted in a diode configuration with a horizontal
source facing upwards. For deposition, wafers are held face
down on the substrate holder but in sputter etching the wafers
are simply placed on the source and they in turn become part of
the source from which material will be removed by ion bombard-
ment. The plate under the wafers should be a material which
sputters slowly.
Masking for the sputter etching technique has been provided
by photoresist. Photoresist sputters at approximately the same
rate as gold under ordinary conditions. This means that about
10,000 A gr more of resist isoneeded to mask the sputter etching
of 7 , 0 0 0 A of gold and 1,500 A of platinum.
If the photoresist is thin enough so that most of it (but
not all) is removed in sputtering the Au and Pt, the remaining
resist is extremely difficult to remove. In most cases this
resist residue may be removed by extended boiling in resist
stripper.
It has been reported (refs. 26 and 27) that the removal
rates of photoresists in sputter etching depend on the wafer
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Figure 47.- Diagram of Diode RF Sputtering System
temperature and the reactive gases in the vacuum system. The
removal rate increases with wafer temperature and can be
decreased by a factor of two simply by water cooling the source
target.
A second masking process has been used in beam lead work
(ref. 20). In this use only the Pt is sputter etched and the
thicker gold plated beams serve as the etch mask. After
deposition of the Ti-Pt, the gold is plated to 2 microns or
greater on the beams. The thick gold then serves as a mask and
only approximately 3000 A of the gold is removed in sputter
etching the 2000 A Pt film.
Figure 48 contains photomicrographs of a portion of the
first layer metallization in a multilayer test pattern. This
pattern was photo masked with 9000 A of KMER (poise 0.15) and
the Au and Pt were RF sputter etched. The Au thickness is
approximately 8000 A and the Pt is 1500 A. Figure 48 (b) is a
blown-up view of a portion of the pattern in figure 48 (a). The
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ID 1
Figure 48.- Photomicrographs of
Sputter-Etched Ti-Pt-Au; Small-
est Line 0.2 mil, Au 8000 A,
Pt 2000 A, Ti 2000 A
smallest line here is
approximately 0.2 mil. There
is excellent edge definition.
This is not just a carefully
selected portion of the wafer
as every pattern over the
whole wafer duplicates the
photoresist mask. Nonuniform
film thickness or etch char-
acteristics do not degrade
the definition that can be
obtained by sputter etching.
Figure 49 shows a cross sec-
tion of the Ti-Pt-Au metal-
lization. The magnification
here is 1500X. The thick-
ness of the Au is 8000 A on
top of 1500 A of Pt. It can
be noted that almost vertical
edges of the line exist
indicating that little or no
undercutting occurs in the
RF sputter etching.
Materials other than Pt
and Au have also been sputter
etched. At reasonable RF
power levels, about 2.5 hours
were required to remove 1.2
mi.crons of aluminum. The
technique is not very attrac-
tive for sputter etching of
the aluminum because of the
slow etch rate but as shown
by the photos, excellent
edge definition can be ob-
tained even on this thick-
ness of aluminum.
To demonstrate the
versatility of sputter
etching, four wafers were sputter etched simultaneously with
different metallizations:
(1) Ti-Pt (2000
(2) Ti-Pt (2000
(3) Mo (2000 i)
(4) Cr (2000 A)
L) - Au (8000 A)
L) - Au (5000 A)
- Au (5000 A)
- Au (5000 A)
All four were sputter etched in one run. The gold cleared
on some while the others were still not down to the second metal.
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•The Cr and Mo metals were
being bombarded for a full
five minutes after the gold
cleared while waiting for
the thicker Au and Pt metals
to complete etching. There
was no indication of under-
cutting on any of the wafers
and a continuous film of
Cr, Mo or Ti remained on all
wafers. Therefore the pro-
cess is easily controlled
and is only limited by the
resolution of the masking
material and the relative
sputtering rates of the mate-
rials.
Sputter etching of the
Pt for beam lead work which
is the Ti-Pt-Au system, has
also been demonstrated. The
Pt is sputter etched using
either photoresist as a mask
or the gold plating. In using
the gold mask, the Pt is not
etched until after the gold
plating of the beams is com-
pleted. The thick gold
(2 microns to 0.5 mil) then serves as a mask for sputter etching
the Pt. The sputtering rate for the gold is only slightly faster
than the Pt and approximately 3000 A of plated gold is removed
while sputter etching the Pt. The technique actually reduces
the number of resist steps in the beam lead fabrication process
by at least one from the required steps had chemical etching
been used.
These results indicate the feasibility of the sputter etch
technique in delineating semiconductor contacts. The practicality
and adaptability of this technique for a production process
obviously depends on the metal system to be etched. Clearly,
its use in etching aluminum is limited. Even though excellent
definition is obtained in aluminum, the extremely slow etch rate
makes this technique impractical. However, for a system such
as Ti-Pt-Au the sputter etching technique is practical and
amendable to a production process.
Figure 49.- Cross Section of
Sputter-Etched Ti-Pt-Au
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BEAM LEAD TECHNOLOGY
The inception of beam leads dates back to 1964 when M.P.
Lepselter of Bell Laboratories introduced the technology at the
Electron Device Meeting in Washington, D.C. (ref. 20). Essential-
ly, the original process was developed to batch-fabricate inte-
grated circuits with electroformed electrodes cantilevered
beyond the edges of the wafer. This type of structure simplifies
the assembly and interconnections of individual units and inte-
grated circuits, provides its own protective seal, and leads to
a new class of integrated circuits (ref. 28), where isolation is
accomplished by etched trenches under the metal bridging connec-
tions.
One-half-mil thick leads cantilevered beyond the edge of a
silicon chip can be used for structural support of the chip as
well as for electrical contact. The beam leads may be bonded
to a metal-filmed substrate with matching patterns, eliminating
the need for eutectic brazing to the substrate. This technique
imposes no penalty upon the device.
These structures have been centrifuged without failure to
an acceleration level of 135,000 g's. A typical geometric con-
figuration would be a 7-mil square silicon chip, the beam leads
1 mil wide with 0.2 mil clearance between the electrode fingers,
which are thinner than the beam leads. These fingers can have
the close spacing required for high frequency operation.
Contact holes are etched through the oxide covering the
silicon, platinum silicide ohmic contacts are formed in the
holes and titanium and platinum layers are sputtered onto the
silicon dioxide. Gold beams are electroformed using platinum
as a base. The excess platinum outside the pattern is removed
by glow discharge etching; the titanium is subsequently etched
away. The slice is then turned over and an etch-masking pattern
is developed in registry with the metallized patterns on the
other side. The unmasked areas are etched away leaving indi-
vidual devices with beam leads cantilevered beyond the edges of
the slice with no additional processing. The previous etching
operation may be used to cut isolation trenches in the inte-
grated circuits, replacing isolation diffusion or solid-dielectric
isolation.
Beam leads are used as alignment guides with multiple leads
extending beyond the chip, locating one lead automatically
registers the remaining leads. The surfaces to be joined to each
other are both annealed gold and gold-gold bonds which make a
very reliable meta-lurgical system. In addition, the handling
during testing makes it possible that the silicon never be
touched.
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An early application of beam leads was 2 DCTL gates with
3 and 4 inputs of high frequency transistors, and nine beam-
leaded boron-diffused silicon resistors. Several circuits wired
as 3-stage ring oscillators with a fan-in of 3-4, and fan out
of 1, yielded measured propagation delay of 4.2 ns.
A specific application of beam leads to monolithic inte-
grated circuits was investigated by Waggerer (ref. 29). As a
consequence of etching away the unwanted silicon from under
the beam leads, isolated pads of silicon may be attained, inter-
connected by beam leads. The only capacitive coupling in these
small metal-over-oxide overlays is typically 0.05 pf.
The processing was developed to survive 350 C oxidizing
ambients (air or steam) continuously for 1000 hours without de-
gradation. The metallurgical system is Pt5Si2~Ti-Pt-Au.
Platinum silicide is used as the ohmic contact material for it
is the most stable of the silicon compounds, has extreme corro-
sion resistance and is a solid phase at 980°c (ref. 30). It
has an optical reflectivity different from either silicon or
platinum and forms ohmic contact to heavily doped silicon.
In this particular reference the platinum is sputtered and
heated to 700°C in an inert atmosphere. The platinum reacts
with silicon to form Pt5Si2 which is a solid phase and will not
ball up or creep beyond the edges of the contact holes as a
eutectic would do. Platinum over the oxide is removed, leaving
silicide inside the contact holes. Then titanium is deposited
which has a high oxygen activity, refractory in nature, an
ability to absorb almost half its weight in reaction products
interstitially and the natural oxide that it does form is com-
pletely self-passivating at temperatures of about 400°C.
Table 29 lists some common metals and free energies of
formation of their oxides in order of activity (ref. 31). This
may be used as a guide for surface-bonding strengths. Titanium
is the first active metal after silicon and in addition to having
great bonding strength, titanium may be used to penetrate a thin
Si02 layer (gettering). Gold is used as beam lead material
because of its corrosion resistance, ease of bonding, low yield
point, high elongation and suitability with high resolution
electroforming. However, gold is a very reactive metal and
reacts with titanium chemically at relatively low temperatures
for form compounds which are undesirable. So platinum is used
in a sandwich structure for it has a low diffusion coefficient
with gold (D is less than 10-1° cm2/sec. at 900°c) (ref. 32).
Metal films are normally deposited by evaporation but in
this case, since there is a need for extreme adherence of
titanium to silicon dioxide, the sputtering technique is used.
Since sputtered metals have many times the energy of thermally
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TABLE 29.- FREE ENERGY OF FORMATION OF METAL OXIDES AT
500°K IN ORDER OF ACTIVITY
Metal
NiO
Mo02
Cr202
Na20
Ta205
Si02
TiO
Zr02
A1203
-F (K cal/mole)
46.1
114.5
240.2
83.0
434.9
187.9
112.2
238. 4
362.1
-f° (K/cal/gram atom
oxygen)
46.1
57.2
80.1
83.0
87.0
95.0
112.2
119.2
120.7
evaporated metals, and are capable of dislodging impurities; it
was decided to use the sputtering technique for both the titanium
and platinum.
Electroforming is used to deposit 0.5 mil thick beam leads.
The technique has been developed to the point where extremely
small geometries are feasible. Using high resolution KPR*,
dimensions under 0.2 mils are possible. At this stage the
electrodes and beams are defined by gold. The remainder of the
slice is coated with continuous layers of titanium and platinum
plus patterns for beam leads and electroformed fingers. Titanium
is easily etched using the gold pattern; but the platinum pattern
must be formed by back sputtering.
This technology was developed mainly to improve the
reliability of silicon planar devices by the elimination of
"flying leads" (conventional wire bonding). The requisites of
a good beam lead metallurgical system are essentially the same
as for single and multi-metal systems:
1. Resistivity less than 10 micro-ohm-cm
2. Good adhesion to silicon and dielectrics
3. Low contact resistance to P-type and N-type silicon
4. Does not form degrading intermetallies between metal
layers
5. Resists electromigration
6. Resists normal or electrochemical corrosion
7. Readily deposited and defined
*Product of Eastman Kodak
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8. Introduces a minimum amount of damage or surface
instability while being deposited
9. Compatible with multilevel processing
10. Beams must be ductile and easily bonded
Since the properties of a metal demanded by each function
vary markedly, it is difficult to find a simple metallurgical
system that will satisfy all the requirements. With the excep-
tion of the all-aluminum beam lead metallurgy (refs. 33 and 34)
all other metallurgical systems reported are composed of three
or more metals; the contact metal, the bond metal, the diffusion
barrier metal, and the beam metal. This section will discuss
beam lead materials, processing and reliability of beam lead
technology now in use or to be used in the immediate future.
The first level metallization must have high conductivity,
low contact resistance, must not degrade at high temperatures
or current densities and be amenable to production techniques.
Of the more commonly used metals: aluminum, chromium, titanium,
molybdenum, platinum, palladium, cob.alt and nickel; each appear
to have advantages and disadvantages. In some cases these
characteristics have been discussed in previous sections; but
bear repeating.
Aluminum has high conductivity and low contact resistance
but will dissolve the silicon substrate at elevated temperatures
and/or high current densities. Chromium is an excellent contact
metal as well as a good bond metal but forms rectifying contacts
on P-type silicon over 0.02 ohm-cm. Nickel also makes rectifying
contact on high-resistivity P-type silicon and suffers from de-
grading intermetallic compounds at high temperatures. Molybdenum
is a good contact material and has good temperature stability
but does form rectifying contacts on high-resistivity N-and P-
type silicon (above 0.01 ohm-cm). Platinum comes the closest to
the ideal contact material. It does, however, have one property
that limits its use. Due to its very high melting point, it
must be evaporated by electron beam or sputtered so that xrays
are present during the deposition which can cause damage to MOS
devices. Recently, palladium has been suggested (ref. 35) as a
replacement for platinum on MOS devices since it can be evaporated
from a tungsten filament, thus eliminating any possibility of
xray damage. Since palladium has similar characteristics to
platinum and can usually be etched*, the consensus of opinion is
that palladium will replace platinum in beam lead technology.
In the case of either palladium or platinum, a silicide is formed
and markedly reduces contact resistance. See Table 30 (same as
Table 21 in a previous section).
Metal silicide-Si contacts are prepared as follows. Silicide
films of about 1000 A in thickness are deposited onto oxidized
*Palladium can be etched in concentrated sulphuric acid at 60°C
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silicon wafers with contact holes by vacuum evaporation. The
source silicides are prepared by melting the stoichiometric
amounts of their constituent materials with the use of an hf
generator in an argon atmosphere. In order to prevent oxidation
of the silicide layer, the Pt layer of about 2000 A in thick-
ness is successively deposited onto the silicide layer.
Evaporated platinum and silicide layers are chemically etched to
form expanded contacts using photo resist techniques. These
specimens are then heat-treated for 10 minutes at a proper tem-
perature between 300°C and 700°C in an argon atmosphere. After
heat treatment, a gold outer layer is deposited in order to make
easy bonding of the lead wire for the electrical measurements.
The I-V characteristics of the silicide-silicon contacts have
been observed using a diode curve tracer and the measurements
of the contact resistances carried out by the ordinary dc four-
probe method. The shear adherence of the silicide layer to the
Si02 surface is determined by the scribing technique (ref. 36).
The results of x-ray analysis show that as-deposited, sili-
cides are amorphous but when silicide-silicon contacts are heat
treated at temperatures above 400°C for 10 minutes the diffrac-
tion pattern corresponding to the silicides appears in addition
to those of platinum and silicon. In the case of CoSi-Si con-
tacts, the diffraction pattern corresponding to CoSi is observed
for heat treatment at 400°C and those corresponding to CoSi and
CoSi2 at 500°C. In the case of PtSi-Si contacts, only diffrac-
tion patterns corresponding to PtSi is observed for heat treat-
ment above 400°C. From the features of the I-V characteristics
it has been found that the silicides such as CoSi, CoSi2 and
PtSi provide good ohmic contacts to n-type silicon having the
resistivities less than 0.005 ohm-cm and to p-type silicon less
than 0.01 ohm-cm.
The results of the measurements of the specific contact
resistance, Re for CoSi-Si and PtSi-Si contacts are given in
Table 30 along with those of Al-Si (ref. 37). All the measured
values are the average of at least four measurements. The
values of Re are reproducible to +20 percent. It should be
noted that all of the silicides studied yield low resistance ohmic
contacts to heavily doped silicon and Re is strongly dependent
on the resistivity of silicon, regardless of the particular
silicide contact. The effects of heat treatment on Re are
remarkable when the resistivity of silicon is relatively high.
The shear adherence of silicides to Si02 is presented in
Table 31 in comparison with those of some familiar metals.
Shearing forces are calculated from the indentation hardnfess of
Si02 and the critical loads at which the silicide films are
stripped from Si02 leaving a clear channel (ref. 38). The
results are rather qualitative because measurements of the
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TABLE 31.- THE VARIATION OF THE SPECIFIC CONTACT
RESISTANCE WITH RESISTIVITY OF P-Si
Si Resistivity
(ohm- cm)
lxlO~2
5xlO~3
2xlO~
lxlO~3
Specific Contact Resistance (ohm-cm2)
CoSi
1.0 x 10~
3.8 x 10~5
6.2 x 10~6
PtSi
1.3 x 10~4
5.8 x 10~5
1.2 x 10~5
Al
1.2 x 10~4
5.4 x 10~4
3.4 x 10~5
shearing forces larger than 1.70 x 10^ dynes/cm2 become difficult
due to cracking of Si02 surface. As seen in Table 32, PtSi
exhibits excellent adherence to
TABLE 32.- ADHERENCE OF METAL SILICIDES TO Si02
Material
FeSi
CoSi2
PtSi
Au
Al
Co
Mo
Ta
CoSi2
P 9
Shearing Force (10 dynes/cm^)
37
120
170
--
170
54
113
98
70
Adherence to Si02
low
high
very high
very low
very high
intermediate
high
high
intermediate
The experimental results suggest that the composite layered
structures such as PtSi-Pt and CoSi-Pt-Au are suitable for relia-
ble ohmic contacts for silicon planar devices. By applying
these structures, a simplified process of beam lead technology
has been developed.
In an analysis of beam lead technology the metal film
deposited over the dielectric must adhere to silicon, silicon
dioxide, silicon nitride, aluminum oxide and the second metal
layer. In other words, the first metal film must not react with
any material in which it contacts in a manner that would degrade
the metallurgical system, electrically or mechanically. Although
titanium is being used for most beam lead devices without any
serious limitation, there are a number of other metals such as
chromium, aluminum, zirconium, and hafnium, which could be
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considered as bond metals because of their adhesive qualities.
Aluminum, in fact, has been used by itself to form a complete
beam lead system (ref. 38). This system, however, is limited to
low current ( 105 amps/cm2) and low temperatures (400°C). Since
all of these beam metals are very active, they are subject to
corrosive undercutting during defining; therefore, they must be
deposited in very thin layers.
As gold is most often used as the beam lead material, a
diffusion barrier layer metal is used to prevent gold diffusion.
Molybdenum is a good diffusion barrier and has the added
advantage of being inexpensive and readily defined by chemical
etching in the presence of the gold beam, eliminating several
costly fabricating steps. Tests have shown molybdenum-gold
metallization to be severely corroded in 85°C, 85 percent relative
humidity ambients in 48 hours, where platinum-gold metallizations
have exceeded 1000 hours in the same atmosphere (ref. 39). Since
the beam is the contact medium between chip and substrate,
special consideration must be given to its compatibility with the
substrate metallurgy as well as the chip metallurgy. In general,
a beam metal must have the following characteristics:
1. Good mechanical strength
2. Easily deposited in thick layers (>50,000 A)
3. Easily defined by controlled deposition or etching
4. High corrosion resistance
5. Low yield point
6. Coefficient of expansion near to that of silicon or
high elongation to overcome mismatch
7. High conductivity
8. Easily bonded.
Gold, aluminum, nickel (ref. 40) and copper (ref. 38) are
most often suggested as potential beam metals that could be used
in conjunction with a variety of bond and barrier metals. Un-
fortunately, many of these metal systems deteriorate rapidly in
corrosive environments which are accelerated if the metals are
under electrical bias. Table 33 shows the effect of electrical
bias on some of these metal systems while submerged in a boiling
1 percent solution of ammonium hydroxide in deionized water.
The vehicles used for testing the metals listed were silicon dice
upon which has been patterned parallel "dogbone" conductors to
which suitable bonded connections were made. A potential of
10 volts was applied to pairs of the strips while chips were
submerged in the electrolyte.
Although the all-aluminum beam lead system has too many
restrictions for general use, it does offer a simple, inexpensive
metallurgy for low current applications. A typical all-aluminum
system (ref. 34) consists of a conventional integrated circuit
on which a layer of silane glass is deposited and windows are
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TABLE 33.- ELECTROCHEMICAL CORROSION TEST RESULTS (REF. 41)
Metal
Al
Ti-Pt-Au
Ti-Pt
Ti-Rh
Cr-Ag-Au
Ti-Ag
Hf-Au
Ti-Ag-Au
Ti-Mo-Au
Ti-Au
Mo-Au
Cr-Au
W-Au
Zr-Au
Nb-Au
Ta-Au
Ni-Au
Co-Au
V-Au
Type of Failure
All contacts open
Resistance increase
Slight resistance
change
Slight resistance
change
Open (Cr)
Large resistance
change
Resistance increase
Resistance increase
Open (Mo)
Resistance increase
Open (Mo)
Open (Cr)
Resistance increase
Resistance increase
Resistance increase
Resistance increase
Resistance increase
Resistance increase
Open (V)
Time
< 5 min
>3 hr
>24 hr
>24 hr
<5 min
<5 min
>3 hr
>3 hr
< 5 min
>3 hr
< 5 min
< 5 min
2-3 hr
>3 hr
>3 hr
>3 hr
>3 hr
>3 hr
< 5 min
Remarks
(-) Terminal faster
Au deplates (+) terminal
Au wire bond opened
Au wire bond opened
Cr from under Ag-Au ,
even with glass or
Si3N4 overcoat
Ag corrodes but not
removed
Au deplates (+)
Au deplates (+)
Mo from between Ti and
Au
Au deplates ( + )
Mo from under Au, even
with glass overcoat
Cr from under Au
W removed = some rate
as Au
Au deplates ( + )
Au deplates (+)
Au deplates ( + )
Au deplates ( + )
Au deplates ( + )
V removed (+) from under
Au
opened over the bonding pads. (See figure 50.) This is followed
by a multiple source deposition of aluminum until a 5-10 micron
layer is deposited. The aluminum is then defined and the slice
thinned and etched through. While these devices did pass the
standard storage and operating life tests at low current den-
sities, failure by electromigration does occur at current
densities above 105 amps/cm2. Another reference (ref. 38)
describes a process which includes the application of silicon
nitride as passivation on top of the thermally grown silicon
oxide. The aluminum contacts and interconnections are fabricated
using standard techniques. They are mechanically and electrical-
ly protected by a cover of Si02- A combined layer of sputtered
and vapor deposited Si02 proved to yield the best protection.
The sputtered quartz shows excellent adherence to the aluminum
interconnections, however, since the sputtering rates were low
(150 X/min), the desirable total thickness of the quartz layer
was achieved by an additional fast pyrolythic deposition using
the silane-oxygen system (400 A/min). With the combination of
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Figure 50.- Aluminum Beam Lead System with
Separately Deposited Beams
2000 & sputtered and 6000 A pyrolythic quartz, the pinhole
density dropped to a minimum. Ninety seven percent of the cir-
cuits were free of pinholes. For the connection to the beam
leads, feed-through windows are cut in the deposited oxide and
layers of titanium (.1000 A) , platinum (3000 A) and gold (2000A)
are sequentially sputtered onto the entire wafer. The beams are
then electroplated to the proper height. The sputtered gold
and platinum is removed from the unwanted areas by sputter etch-
ing and the titanium is chemically etched. See figures 51 and
52. Despite the fact that pure metal layers were deposited, all
devices with aluminum interconnections and Ti-Pt-Au beams showed
high contact resistance (up to 1000 ohms). The electrical
behavior of these contacts strongly indicated the existence of
an aluminum oxide between the aluminum interconnections and the
titanium. Therefore, it was necessary to introduce a sputter
etching step prior to the deposition of the titanium. With
this method and the sequential deposition of pure Ti-Pt-Au,
excellent contacts were obtained.
A copper system (ref. 38) was also developed with the pur-
pose to increase the radiation resistance of integrated beam
lead devices. Again silicon nitride is used as passivation on
top of the thermally grown oxide. Platinum silicide provides
the semiconductor-metal contact (ref. 41). Titanium (1000 A)
platinum (3000 A") and copper (2000 A) is then sputtered sequen-
tially and the interconnections and beams electroformed to the
desirable height. Sputter etching is again used to remove the
sputtered copper and platinum from unwanted areas. The titanium
bottom layer is etched away chemically. Along with the work
referenced above, two multilayer interconnection systems for
integrated circuits have been developed. In both systems,
platinum silicide provides the necessary semiconductor-metal
contacts. The first layer interconnections consist of titanium,
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Figure 51.- Cross Section of Beam Lead Device with
Glassivated Aluminum Interconnections
platinum, and gold. A dielectric layer of sputtered quartz is
applied on top of the first metal level. After the feed-through
holes are etched where contact to the lower level is desired,
titanium and gold is sputtered; and the top layer is electro-
formed using the gold layer as a base. The removing of the un-
desired gold and titanium layer inbetween the interconnection
pattern by sputter and chemical etching completes the fabrica-
tion of this double layer system. Electrical testing of these
crossovers showed a break-through strength of approximately
80 volts. In a second multilayer interconnection system, the
two metal layers are separated by a combination of Si02 and an
air gap (ref . 4 3 ) . After the first layer of interconnection is
formed, a layer of Si02 is sputtered on top of it. Feed-through
holes are etched in the oxide to provide the contact areas between
the two metal levels. Copper is sputtered then over the whole
area and built up to the desired thickness of the air gap by
electroplating. Feed-through holes are etched through the
copper using sputter etching. Electroforming of the gold top
layer, using the copper as a base and removing this copper after
plating by chemical etching, completes this structure of two
layers of interconnections isolated by a quartz-air gap dielec-
tric. (See figure 5 2 . )
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Figure 52.- Cross Section of Dielectric and Air Gap
Isolated Crossover
Platinum and palladium have not been evaluated as beam
metals but they have potential in this application for high-
reliability devices which are subjected to very severe corrosive
environments. The cost would be higher and the bonding would be
more difficult but the thermal expansion mismatch would be less
and the corrosion resistance would be far superior to any other
metal system.
For most applications gold beams are almost the unanimous
choice due to ease of bonding and fabrication. In addition,
gold has a relatively high corrosion resistance. While gold on
titanium and platinum is the technique most widely used, there
are recent reports on gold beams on aluminum (ref . 34) and
molybdenum-aluminum (ref . 4 4 ) .
This survey was intended to cover only metallization; but
one might say that a metallization system is only as good as the
dielectric under or on top of it. Currently three dielectrics
are used; silicon dioxide, silicon nitride and aluminum oxide.
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They can be used separately or combined. Silicon dioxide is
usually deposited by the thermal oxidation of silicon. Although
oxide processing has improved in the past few years, it has inher-
ent disadvantages in its lack of resistance to ion migration
(1000 A" of SiO2 is penetrated by sodium in 20 minutes at 300°C)
of alkali metals and permeability by moisture and certain dopant
materials (gallium and aluminum). Due to its porous structure,
impurities migrate quite readily through silicon dioxide (ref. 44).
The field migration of impurities is accelerated by elevated
temperatures. The movement of this ionic charge toward the
silicon-silicon dioxide interface and the subsequent buildup and
termination of an ionic induced field within the semiconductor
material results in degradation of both bipolar and MOS devices.
In bipolar device structures and integrated circuits, this ionic
oxide contamination causes degradation of junction characteris-
tics due to accumulation, depletion and inversion. Accumulation
generally results in lowered breakdown voltage. Inversion causes
an increase in leakage current. Treating the silicon dioxide
surface with PO^S Pr:"-or to metallization has improved the sta-
bility of silicon dioxide. The phosphorus is deposited from a
vapor on the silicon dioxide in a diffusion furnace at tempera-
tures from 900-1100°C for short periods of time. The phospho-
silicate glass forms on the device surface as a result of this
process. The theory is that the phospho-silicate glass acts as a
gettering agent for ionic impurities; and also neutralizes sodium
ion contamination near the silicon-silicon dioxide interface
(ref. 45).
Silicon nitride has two main advantages:
1. It is found to be a barrier to field-enhanced (10 V/cm)
sodium diffusion at 400°C
2. The dense silicon nitride film has made it possible to
consider eliminating hermetic packaging. With the
demise of junction sealed hermetic chips, the relia-
bility of plastic packaging would be improved.
In addition to silicon nitride's extreme resistance to ionic con-
taminants, its properties include a high degree of chemical
inertness, high temperature strength, extreme hardness, and
thermal shock resistance. Silicon nitride will crack but not un-
til the thickness of the deposit exceeds 2000 A.
Table 34 presents a comparison of properties of silicon
dioxide and silicon nitride. As can be noted, the physical,
chemical and electrical properties of silicon nitride films are
process dependent. If silicon nitride should be used as a re-
placement for silicon dioxide it would provide a better diffusion
mask and passive dielectric. However, there is instability of
the Si-Si3N4 interface due to tunneling and trapping at the inter-
face. Silicon nitride deposited over a thermal oxide will not
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contaminate the oxide layer composite it covers and will act as
a barrier to impurities if it is free of pinholes. The quality
of the oxide is extremely critical in MOS structures as the con-
ventional oxide remains and the silicon nitride is deposited
over this oxide. In the contact windows the silicon dioxide is
regrown prior to silicon nitride deposition producing a more uni-
form stress-free film and minimizing pitting of the highly
phosphorus doped silicon during the nitride etch.
TABLE 34.- SUMMARY OF PHYSICAL PROPERTIES (ref. 46)
Melting Point (°C)
Density g cm"'
Index of Refraction
Dielectric Constant
Dielectric Strength
V cnT1
Infrared Absorption
Band jam
Energy Gap (e.v.)
Thermal Expansion
Coeff ./°C
Thermal Conductivity
cal cm"1 sec"1 °C~1
dc Resistivity ohm-cm
at 25°C
at 250°C
at 300°C
at 350°C
Etch Rate in A/min in
10:1 NH4:HF
SiO
2
Amorph .
-1600
2.2
1.46
3.8-3.9
~5 x 106
9.3
8
5.6xlO~7
0.0032
1014_1016
1000
Si3N4
Cryst.
-1900
3.4
2.1
9.4
—
10.6
3.9-4.0
3.0-3.5
xlO"6
0.067
lO1^
~1013
<0.1
Si3N4
Amorph .
—
3.1
2.05
7.5
~1 x 107
11.5-12.0
-5.0
—
--
~1014
-2 x 1013
5-10
Si-0 N
x y
Amorph.
--
--
1.60-1.88
4.77-6.12
-5 x 106
9.3-12.0
--
--
--
33-400
(Thermal Expansion Coefficient of Silicon: 3.2 x 10~6/°C.)
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The most widely used technique of depositing silicon nitride
is pyrolytic decomposition followed by synthesis at elevated
temperature. The gases, in most cases silane and ammonia, in a
carefully controlled ratio, are reacted using a carrier gas
(H2-N2, etc.) at temperatures from 750-900°C. Another reaction
is the pyrolysis of silicon tetrachloride and ammonia over the
same temperature range. The more critical deposition parameters
and their effects on film properties are shown in Table 35.
TABLE 35.- Si02-SiN4 DIELECTRIC
COMBINATIONS
MOS Logic
Bipolar
Nonvolatile
Memories
Si02
500 A
5000 A
<50 A
SiN4
>_1000 A
1^000 A
>1000 A
Two other deposition
techniques used for silicon
nitride are rf and dc sputter-
ing, or glow discharge. Rf
reactive sputtering has been
found to be superior to dc
sputtering because it does not
have problems of dissociations,
and nonstochemetric deposition
(ref. 46). Sputtering must be
accomplished without oxygen
contamination since it will
react more readily than nitro-
gen to give a silicon oxyni-
tride type film. In glow discharge the rf technique is usually
used. The merit of this technique is the low temperature to
which the substrate is exposed. The high temperature which is
generated within the gaseous discharge initiates the decomposi-
tion reaction of the reactant gas mixture. The energy for the
reaction is usually supplied to a low pressure gas stream and is
either inductively or capacitively coupled by an rf coil sur-
rounding a quartz reaction tube. Substrate temperatures around
300°C produce high density film.
Since nitride passivated devices also have an oxide-silicon
interface, annealing is done subsequent to opening windows through
the nitride (refs. 48 and 49). This allows the forming gas or
H2 to permeate the Si-Si02 interface to reduce the number of
states. Since most passivating silicon nitride films are deposi-
ted at a thickness of 1000-1500 A", new techniques of etching have
been developed:
1. Use of silicon dioxide in place of photoresist for
masking
2. Anodic conversion of silicon nitride to silicon
dioxide followed by conventional oxide etching
3. Sputter etching using photoresist as a mask.
Oxide masking with pyrolitically deposited Si02 is the most com-
mon method used for selective etching of Si2N4. This is accom-
plished in most cases in the same furnace as the nitride deposi-
tion. The etchant used is a mixture of phosphoric acid and water
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which etches silicon nitride much faster than silicon dioxide.
Typical etch rates with this solution would be 150 A/min for
silicon nitride and 20 A/rain for silicon dioxide. Silicon
nitride etched contact windows are well defined and do not have
the slope of an oxide window. This causes difficulty with stress
and shadowing of deposited metal contacts. Generally, the sili-
con nitride is deposited over a thin silicon dioxide film in the
contact windows. The etching of the oxide is accomplished using
the silicon nitride as a mask. This procedure in many cases
causes "shelving" (see figure 53) of the silicon nitride at the
oxide interface due to lateral etching of the oxide. This can
cause shadowing of the metal deposit, stress and cracking under
thermal cycling. The so-called "shelving" causes the oxide step
under the nitride to have a lateral etched shelf, possibly
causing:
1.
2.
3.
4,
Discontinuity in metal film contact
Stress in deposited metal film
Variation in thickness of deposited metal films
Alloying at elevated temperature (400°C) due to
cracking or shadowing in barrier metal (Pt, Pd).
The scanning electron microscope is a valuable tool for de-
termining the extent of this problem, and for determining process
control improvements needed to minimize the effect in etching
this composite film.
CONTACT WINDOW
SILICON NITRIDE
METAL DEPOSITION
SHADOW AT SHELF
SHELVING
The barrier capability
of silicon nitride can be
monitored using the same MOS
capacitor C-V measurement
used on silicon dioxide. In
this case, films of silicon
nitride-silicon dioxide com-
posite can be intentionally
contaminated. It has been
found that the etch rate of
silicon nitride in buffered
HF (25°C) is a very good
measure of film density and
quality. Etch rates greater
than 25 A/min are an indica-
tion of films which will fail
to mask the diffusion of
sodium ions and water vapor. A graph of etch versus density,
computed from oxygen content for 313^  films is presented in
figure 54.
Exposure of oxidized silicon surfaces to ionizing radiation
brings about permanent changes in the motion of a positive space
charge in the insulation, and an increase in density of fast
SILICON SILICONDIOXIDE
Figure 53.- Shelving in Oxide-
Nitride Dielectrics
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Figure 54.- Etch Rates of Silicon
Nitride vs Oxygen Content
interface states (ref . 50) .
Less sensitivity to ionizing
gate threshold voltages have
been obtained with doses of
IxlO^4 e/cm2 (1.5 mev elec-
trons) for nitride oxide gate
dielectrics as compared to
1x10 H e/cm2 for oxide gate
dielectrics (ref. 51) .
The intrinsic capability
of silicon nitride as a
barrier has been well docu-
mented in the literature
(refs. 52, 48 and 53). These
studies indicate negligible
penetration of solium into
silicon nitride by either
thermal diffusion up to tem-
peratures of 600°C or field-
enhanced diffusion to 300°C.
Many laboratories have moni-
tored silicon nitride-silicon
dioxide composites using the MOS C-V measurement technique and
have found it to be an extremely effective tool for measuring
integrity of the dielectrics (ref. 54).
One additional film dielectric that shows promise as both a
protective passivating layer and a source of improvement in MIS
transistor characteristics is aluminum oxide. This film is used
in a composite structure with Si02 similar to silicon nitride-
silicon dioxide. The most widely used deposition technique is
the synthesis of A1C13 using both hydrogen and carbon dioxide to
hydrolyze A1C13 to A12°3 (ref. 55). The composite film is pro-
cessed very much like silicon nitride in that a good quality,
clean oxide with low interface density is the initial gate dielec-
tric and the barrier A1203 is deposited over it. Temperature of
deposition is normally 900°C. A1203 has also been deposited by
r-f sputtering both on silicon and over Si02- Good control of
processing and deposition conditions is necessary to produce good
quality films (ref. 56) . The A1203 composite is particularly
attractive since it causes a positive shift in threshold voltage
due to some polarization at the Al2O3-SiO2 interface which is not
clearly understood at this time (ref. 57) . This voltage shift
allows for very low threshold device structures. These alumina
layers give good protection against external contamination and,
like silicon nitride, the use of Al203-Si02 composite in practi-
cal MOST's is dependent on quality Si02 beneath the alumina.
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METALIZATION
Metallization on an oxide-free surface is very important.
A thin oxide or organics will prevent the formation of a uniform
contact area. The following procedure has been used which has
consistently yielded excellent results. Removal of organics
takes place in an oxygen glow discharge (asher) for 30 minutes
followed by a two minute etch (600 HO, 15 HF, 7HN03) immediately
preceding evaporation. Sputter etching for precleaning (refs.
58 and 59), is used; but generally not preferred since it heats
the silicon wafer and can reoxidize the surface if a sufficient
amount of oxygen is present. Various metals have been investiga-
ted and evaluated as ohmic contacts to silicon; however, only
platinum has seen extensive use in beam lead technology. Elec-
tron beam evaporation and dc and r-f sputtering of platinum are
being used but the best results are obtained with r-f sputtering.
The sputtering system consists of a sputtering electrode for
each metal and one backsputtering electrode with four water-
cooled platens for slice holding. After an initial pumpdown to
10~6 torr, the chamber is backfilled with ultrahigh purity argon
to slightly higher pressure (25 to 100 microns) while pumping
against a restriction (e.g. partially opened high vacuum valve).
This facilitates plasma initiation after which the electrode is
presputtered for five minutes with the shutter in place.
500-800 K of platinum is then deposited in six minutes using con-
ditions outlined in Table 36.
TABLE 36.- SPUTTERING CONDITIONS
Source to substrate distance
Chamber pressure
Atmosphere
RF power
Platen diameter
1-1/4 inches
25 microns
Ultra high purity argon
100 watts
7 inches
Formation of platinum silicide takes place at temperatures
from 550-700°C. It can be formed inside the vacuum chamber or
preferably in a tube-type furnace. Heating in the vacuum system
requires jigging which, when heated, adds considerably to the
pumping time and makes frequent maintenance necessary. In order
to prevent the silicon surface from oxidizing through the thin
platinum layer, the wafers are loaded immediately after deposition
onto a cool boat in a vertical position parallel to the gas flow.
After a five-minute flush, the boat is positioned in the tube
outside the furnace end before heating for 20 minutes at 640°C.
The boat is cooled at the tube end for 10 minutes. Before heat-
ing, the platinum surface is uniformly colored and afterwards is
gray in the contact windows. If a change in color is not ob-
served, then silicide is not formed. The excess platinum over
the oxide is removed using room temperature aqua-regia which does
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not attack the silicide. Wafers may be successfully reprocessed
through the cycle providing that no shallow junction devices are
present.
Titanium-molybdenum-gold is evaporated by means of an
electron-beam dual gun, diffusion-pumped system capable of co-
evaporating molybdenum and gold at a pressure of < 3 x 10~7 torr.
Metal bell jars are preferable so that the surface can be heated
or cooled by means of water flowing through coils. Bell jar
walls should be heated when the jar is opened to prevent conden-
sation and, during initial pumpdown, to provide outgasing. To
increase titanium gettering efficiency and decrease outgasing
during evaporation, the walls are chilled. An efficient deposi-
tion rate is 200 A/min. Molybdenum (ultra-high purity) is de-
posited immediately following the titanium to insure a non-
oxidized interface. Because of high resistance and poor adhesion,
the molybdenum-gold interface has proven to be weak unless the
gold is codeposited for the last 50 A or followed by a one hour
bake at 300°C after etching excess metal from between gold beams.
Molybdenum is deposited at a rate of 200 A/min for 10 minutes
followed by a 1400 A layer of gold deposited at a rate of
200 A/min. Typical resistivities are: Ti = 74 micro-ohm-cm,
Mo = 40-60 micro-ohm-cm and Au = 4 micro-ohm-cm. The adherence
of titanium is greatly affected by the precleaning. If aqua-
regia is the last step before evaporation, peeling can be seen
during the evaporation. The same condition occurs if water is
allowed to evaporate from the silicon surface.
An alternative system uses aluminum interconnects and gold
beams (refs. 59 and 60). Following a filament evaporation of
12,000 A of aluminum, the aluminum is etched in phosphoric-
nitric acid using photoresist for deliniation. 4000 & of silane
is deposited, windows opened to the aluminum, followed by deposi-
tions of 800 K of Ti, 2000 & of Mo and 1400 A of gold using elec-
tron beam evaporations. The titanium has excellent adhesion to
the aluminum while the molybdenum serves as the barrier metal
preventing the formation of gold aluminum intermetallics.
Advantages of this system are:
1. Aluminum contacts have been investigated extensively
2. Capability to apply the beam lead technology to inte-
grated circuits having standard metallization.
A third system consists of the Ti-Pt-Au metallurgy (ref. 20).
Of the systems used this one is least affected by surface condi-
tions. Excellent adhesion at all interfaces is commonplace.
Initially, the three metal layers were sputtered, but gold sput-
tering was unsatisfactory. Presputtering is essential to remove
residual oxides of titanium. Care must be taken to eliminate all
traces of oxygen or water vapor. Titanium is sputtered at a rate
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of 100 A/min to a total thickness of 900 A. Platinum is deposited
at a rate of 200 A/min to a thickness of 2000 & preceded by
another five-minute presputtering step. Either of two processing
procedures are used: the platinum properly masked with photo-
resist covering the metallization pattern, is etched in
HCL/HNO3/H20 at 80°C. Thus, the titanium becomes the conductive
metal for gold plating. The second procedure requires gold
plating directly on the platinum using titanium and platinum as
the conductive metals for gold plating.
Gold beams are electroformed in two steps using separate
photoresist techniques (ref. 61). A positive type resist is used
for the interconnecting metal since fine line geometries are
needed. In the second plate, where fine geometries are not
needed, a negative resist is preferred becuase of better dura-
bility for the longer plating times required. Acid type gold
baths (refs. 61 and 62) having a gold content of 0.7-1.5 troy
ounces per gallon, a density of 14° to 16° baume, and operating
at a temperature of 45°C are used. In addition to adhesion,
thickness and ductility are of prime concern. Thicknesses are
checked optically during plating. A microhardness test after
plating is used as a measure of ductility. Interconnecting
metal is plated to 0.1 mil and the beam buildup requires a total
thickness of 0.5 mil. The gold plating is baked in a nitrogen
atmosphere at 350°C to improve beam adherence. The titanium is
etched from between the beams, the gold beams themselves acting
as the etch mask. Over etching can be a problem which results in
a weakening of the beam adhesion. An alternative sputter-etch
technique involves the removal of platinum using gold beams as
the mask. Uniform removal from areas having a width of <0.2 mil
are practical without undercutting the larger areas, which is
sometimes a drawback for chemical etching. Either of two pro-
cedures can be followed for effective platinum removal. One is
the use of argon as the ionizing gas; the bombardment continues
into the titanium layer requiring a thicker titanium layer. In
the second procedure, oxygen in argon is the ionizing gas. In
this case the titanium forms an oxide which protects the titanium
film from attack. This thin oxide is subsequently removed by
sputter-etching. In the case of titanium-molybdenum-gold, each
metal is removed selectively using chemical etches.
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CONCLUSION
In an industry such as integrated circuits, where technology
progresses so rapidly, there are probably no two manufacturers
who use exactly the same processing to fabricate similar type
circuits; which makes the interpretation of reliability data from
manufacturer to manufacturer difficult to correlate. In cases
where the development of a process has been difficult, and there-
fore slow, the engineers may have designed around this deficiency.
This sort of procedure may or may not directly affect reliability.
Regardless of processing procedures, the specific integrated cir-
cuit structure and design can be important factors in determining
whether a given metallurgical reaction results in significant
degradation of the device characteristics. Many failures ob-
served and discussed previously are due to manufacturing defects
rather than inherent limitations of the metallurgical systems.
It is therefore very important to consider the capability of the
manufacturer, both from the technical approach and from proces-
sing reliability.
As discussed, aluminum is the most widely used metallization
system at this time for the fabrication of silicon integrated
circuits. Although aluminum has certain limitations, (if these
limitations are not prohibitive) aluminum is the best choice for
both single and multilevel metallization. Beam lead technology
although originally developed for the titanium-platinum-gold
metallurgical system has been successfully adapted to the all
aluminum system.
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